Design and Implementation of an Educational CPU

Rex N. Fisher

University of Idaho

April 7, 1997

(Revised on Feb 3, 2000)

Copyright $\ensuremath{\mathbb{C}}$ 1997, 2000 by Rex N. Fisher

Contents

	List	of Figures	iv					
	Abstract							
	Summ	ary	vii					
1.0	Intr	oduction	1-1					
2.0	Lite	rature Review & Analysis	2-1					
	2.2 2.3 2.4	The Need for a Simple CPU that Actually Works Initial CPU Model Specifications Alternative Computer Models 2.3.1 Lynn CPU 2.3.2 Streib CPU 2.3.3 Miller CPU 2.3.4 McCalla CPU Literature Review Conclusions Final CPU Model Specifications	2-1 2-2 2-3 2-5 2-7 2-10 2-13 2-13					
3.0	Inst	ruction Set	3-1					
	3.2 3.3 3.4 3.5 3.6	Overview Design Rationale Programmer's Model Instruction Types Addressing Modes Instruction Format Instruction Set Repertoire	3-1 3-1 3-4 3-5 3-6 3-7 3-8					
4.0	Hard	ware	4-1					
	4.1 4.2 4.3 4.4 4.5	5	4-1 4-2 4-3 4-7 4-7 4-12					

5.0	Operation					
	5.1	The Instruction Cycle	5-1			
	5.2	Step-By-Step Example of Instruction Execution	5-1			
6.0	References					
7.0	Appendixes					
	7.1	Comprehensive Description of Instruction Set	7.1-1			
	7.2	Microprogram Listing	7.2-1			
	7.3	PAL Listings	7.3-1			
	7.4	Schematics	7.4-1			
	7.5	Assembly Drawings	7.5-1			

List of Figures

Figure S.1:	Programmer's Model of P8 CPU	viii
Figure S.2:	Functional Block Diagram of P8 CPU	xi
Figure 2.1:	Functional Block Diagram of Lynn CPU	2-3
Figure 2.2:	Functional Block Diagram of Streib CPU	2-5
Figure 2.3:	Functional Block Diagram of Miller CPU	2-7
Figure 2.4:	Functional Block Diagram of McCalla CPU	2-10
Figure 2.5:	Schematic Diagram of McCalla CPU	2-12
Figure 3.1:	Distribution of Instruction Frequencies on the Intel 8086	3-2
Figure 3.2:	Distribution of Addressing Mode Frequencies on the 8086	3-4
Figure 3.3:	Programmer's Model of P8 CPU	3-5
Figure 3.4:	Instruction Format for 1-Byte & 2-Byte Instructions	3-7
Figure 4.1:	Programmer's Model of P8 CPU	4-3
Figure 4.2:	Functional Block Diagram for P8 CPU	4-6
Figure 4.3:	Schematic of Datapath with Operand Register, Address Register, Data Register, and Instruction Pointer	4-9
Figure 4.4:	Schematic of Datapath with A Register, R Register, Instruction Register, Z Register, and ALU	4-11
Figure 4.5:	Block Diagram of Control Store Addressing	4-16
Figure 4.6:	Control Store Code For "Jump If Not Zero"	4-17
Figure 4.7:	Schematic of Control Store	4-18
Figure 4.8:	PAL 1, PAL 2, and PAL 3	4-20
Figure 4.9:	Reset Synchronizer	4-21
Figure 5.1:	Instruction Cycle for SUB 1Ah (Fetch Cycle, Step 1)	5-3
Figure 5.2:	Instruction Cycle for SUB 1Ah (Fetch Cycle, Step 2)	5-4
Figure 5.3:	Instruction Cycle for SUB 1Ah (Fetch Cycle, Step 3)	5-5

Figure	5.4:	Instruction	Cycle	for	SUB	1Ah	(Execute	Cycle,	Step	1)	5-7
Figure	5.5:	Instruction	Cycle	for	SUB	1Ah	(Execute	Cycle,	Step	2)	5-8
Figure	5.6:	Instruction	Cycle	for	SUB	1Ah	(Execute	Cycle,	Step	3)	5-9
Figure	5.7:	Instruction	Cycle	for	SUB	1Ah	(Execute	Cycle,	Step	4)	5-12
Figure	5.8:	Instruction	Cycle	for	SUB	1Ah	(Execute	Cycle,	Step	5)	5-13
Figure	5.9:	Instruction	Cycle	for	SUB	1Ah	(Execute	Cycle,	Step	6)	5-14
Figure	7.1.1	l: Instructio	on Form	nat							7.1-2
Figure	7.2.1	l: Block Diag	gram of	E Cor	ntrol	L Sto	re Addres	ssing			7.2-3

Abstract

Reviews of current textbooks about computer fundamentals, and actual classroom experiences with students, show a need for a working circuit that actually performs the basic functions illustrated by simple, educational CPU models. Several CPU models in current textbooks were evaluated for implementation, but each of them had at least one feature that eliminated it from consideration. A new CPU model was developed that has been constructed with 23 common ICs. It has an 8-bit data bus, 8-bit address bus, ALU, 2 data registers, 1 condition register, and a microprogrammed control unit. The instruction set is complete, orthogonal, and includes 16 types of instructions: 2 I/O, 4 program control (including conditional branching), 4 data transfer, 3 arithmetic, and 3 logical instructions. It supports 4 addressing modes: direct, indirect, register, and immediate. All information required to duplicate it, such as schematics and microprogram listings, are included in the appendixes.

Summary

Textbooks for introductory courses about computer organization or computer architecture often contain simple CPU models (usually block diagrams) that illustrate the basic operations common to most CPUs. But, the details of how these functional blocks actually work are rarely discussed. Many students have a background in digital circuit theory. They not only *can* understand the circuit details, but often *want* to understand them. Classroom experience with students in the TAC/ABET accredited Electronics Engineering Technology program at Ricks College prompted the development of a working CPU that actually implements the operations described by such a CPU model.

Four "paper" CPU models used in other college classrooms were evaluated for hardware implementation. They were all rejected. Those that were simple enough to implement with about 20 ICs were functionally inadequate to illustrate many principles. The more complete models required 40 or 50 ICs to build.

A new CPU model, called the P8, was developed to combine simplicity with completeness. The programmer's model is shown in Figure S.1. It has three 8-bit registers that are visible to users: the instruction pointer (IP), the A register, and the R register. A 1-bit zero condition register (Z) is also included. Because the IP is 8 bits wide, only 256 memory locations may be addressed. There is also a separate space of 256 I/O port addresses.

CPU Registers	
++ ++	Instruction Pointer (Program Counter)
++ 	A Register (Accumulator)
i i	R Register (Data/Address Register)
+-++ 	Z Register (Zero Flag Register)
+-+	

Memory Space		I/O Space
++		++
1	Address 00h	1
1		I I
1		1
1		- I
1	Address FFh	1
++		++

Figure S.1: Programmer's Model of MP8 CPU.

The P8 CPU has a complete and orthogonal instruction set. The selection of instructions was based on published benchmarks of the instructions used most frequently by the Intel 8086 microprocessor. There are 16 types of P8 instructions. They fall into five categories.

1. <u>Input / Output</u>. These instructions transfer data between the accumulator and external I/O devices.

IN = Read Input Port
OUT = Write Output Port

 <u>Program Control</u>. These instructions change the sequence of program execution. They are often called branch instructions.

JMP	=	Unconditional Jump			
JNZ	=	Jump If Not Zero (Conditional Jump)			
JZ	=	Jump If Zero (Conditional Jump)			
CMP	=	Compare (Sets / Resets Zero Bit For			
		Conditional Jumps)			

3. <u>Data Transfer</u>. These instructions cause data in one location (either the internal registers or external memory) to be copied to another location.

LDA	=	Load A Register
LDR	=	Load R Register
STA	=	Store A Register
STR	=	Store R Register

 <u>Arithmetic</u>. These instructions perform numerical operations on data. (Floating point operations are not supported.)

> ADD = Add To A Register SUB = Subtract From A Register DEC = Decrement

5. <u>Logical</u>. These instructions perform Boolean operations on data, including bit shifting.

OR	=	Or With A Register
INV	=	Invert & Move To A Register
SHL	=	Shift Left & Move To A Register

Four addressing modes are supported. They were also selected as a result of published benchmarks compiled for the 8086 microprocessor.

- 1. Direct
- 2. Indirect
- 3. Register
- 4. Immediate

A functional block diagram is shown in Figure 2. It has been implemented with 23 ICs:

С	1 -	74LS74	Dual D Flip Flop
С	3 -	74LS163	4-Bit Binary Counter
С	2 -	74LS181	4-Bit ALU
С	3 -	74LS244	Octal 3-State Buffer
С	1 -	74LS273	Octal D Flip Flop w/ Clear
С	6 -	74LS374	Octal D Flip Flop w/ 3-State Output
С	3 -	GAL16V8 Pro	ogrammable Array Logic
С	4 -	2764 8K X	8 PROM

The CPU's datapath has an 8-bit internal bus that conveys data between the registers. The A register is the accumulator. It is the destination for all ALU results. The R register can be used for general data storage or as an address pointer for instructions that use indirect addressing. The data register (DR) reads, and writes to, the external data bus. The address register (AR) writes to the external address bus. The instruction pointer (IP) keeps track of where the next instruction in memory is located. The operand register (OR) is used to write operand addresses to AR. The instruction register (IR) holds the 8-bit opcode of the instruction being executed.

The control unit consists of the zero condition register (Z) and the block labeled "control logic". The control logic is a 31-bit control store that contains the microinstructions required to execute each of the P8 CPU's instructions. The correct microinstructions are selected with a combination of inputs from IR, Z, and the microinstruction pointer (MIP), which is a binary counter within the control logic block that sequences through the correct microinstructions for each instruction that is to be executed.

All information required to duplicate the P8 CPU, including schematics, PAL code, and microcode listings, can be found in the appendixes.




Figure S.2: Functional Block Diagram of MP8 CPU

1.0 Introduction

Block diagrams of simple CPUs have been used in beginning computer courses for decades, because it is important to visualize how a CPU functions. To meet this need, many textbook authors have devised simple CPUs at the block diagram level to illustrate how instructions are executed and data are manipulated. Omitting many of the circuit details allows an overall understanding that is usually sufficient for students with little or no experience with digital circuits.

However, students in TAC/ABET accredited Electronics Engineering Technology programs, such as the one at Ricks College, have a more thorough background in digital circuit design. They are able to understand how instructions are decoded, what control signals are required for datapath operation, and how those control signals are generated. By examining this extra level of detail, students can better tie the new material to principles they have already learned.

This report describes the development and operation of the P8 CPU. It is a working 8-bit CPU designed and built with standard memory devices and TTL logic components. It extends a student's understanding of computer operation to a deeper level than can be accomplished with only a block diagram CPU model.

Four elements of this project will be explained: (1) the selection of a suitable CPU model; (2) the details of the instruction set, with its various operations and addressing modes; (3) the design of the actual datapath and control logic hardware; and (4) the operation of the CPU, along with some examples of how the hardware implements the instruction set.

2.0 Literature Review & Analysis

This section highlights the importance of using a working CPU model in Electronics Engineering Technology computer courses. It also describes the investigation of existing CPU models that were considered for hardware implementation, and the results of that research.

2.1 The Need for a Simple CPU Model that Actually Works

The two-year Electronics Engineering Technology program at Ricks College has several courses about microprocessors, microcontrollers and computer systems. A prerequisite for all of these courses is EET 151 (Digital Circuits). EET 151 covers combinational SSI circuits, as well as MSI circuits such as ALUS, PALs, and semiconductor memories. The treatment of sequential circuits includes flip flops, latches, registers, counters, and an introduction to state machines. Students in this class learn digital hardware design at a deeper level than do most two-year Computer Science or Vocational Technology students. Throughout the course the students learn that these are the basic building blocks of computers.

Textbooks for the subsequent computer courses, however, treat the internal circuitry of a CPU simply as a functional block diagram. The students are told that this block is a register and that block is an ALU, etc., but the bridge between the block diagram and the circuits studied in EET 151 is never completely built. Students often ask, "Can you show me where that functional block is in a real computer?" They want to make the connection back to the hardware they learned about in Digital Circuits.

Few of the CPU models found in these beginner-level computer textbooks explain how the CPU "knows" what instruction was fetched. Somehow a block called "control logic" sets up the ALU for the correct operation and loads all of the correct registers at the proper time. But, students in Electronics Engineering Technology want to know how this is accomplished.

By building a simple demonstration CPU that actually works, both levels of understanding can be satisfied. The block diagram can be used to learn the basic principles, and the detailed design of the functional CPU can tie the functional blocks back to actual circuits.

2.2 Initial CPU Model Specifications

Ten loosely defined CPU specifications were proposed for this project. The CPU had to be powerful enough to illustrate most of the common features in modern CPUs. It would also have to be simple enough to implement at the IC level within a short amount of time. Although some of these specifications were later modified or discarded, they were used to evaluate the existing CPU models and formed the design basis for the P8 CPU.

- The CPU should be simple enough to be implemented with a "small" number of ICs (about 20) from the TTL logic family.
- 2. The control unit should support conditional branching.
- 3. Include a hardware interrupt.
- 4. Use an 8-bit datapath and 8-bit address bus to reduce complexity.
- 5. Incorporate a "small" number of internal data registers (about 3) to demonstrate how they function.
- The ALU should implement an assortment of arithmetic and logical operations, in order to make the instruction set as complete as possible.
- The instruction set should include "several" (3 or 4) popular addressing modes.
- Include instructions that are usually found in real CPUs.
- 9. Implement simple stack operations.
- 10. No pipelining or other parallel processing techniques should be attempted. They would detract from the simple operation required for easy understanding, and would certainly conflict with goal # 1.

2.3 Alternative Computer Models

This section briefly describes four different CPU models that have been developed for use in college-level computer courses. They are identified in this report by the name of their respective developers. Each one will be compared to the design goals in the previous section. The features, and advantages and disadvantages of each will be identified. The suitability of each model for hardware implementation will be discussed.

2.3.1 Lynn CPU

This CPU model was developed by Doug Lynn for use in his EE 340 and EE 441 courses at the University of Idaho (Lynn, 1996). A diagram of the Lynn CPU is shown in Figure 2.1.




Figure 2.1: Functional Block Diagram of Lynn CPU (Lynn, 1996, EE 441 Handout).

<u>Features</u>

	Accumulator-Based CPU			
Data Bits:	8			
Address Bits:	5			
Internal Registers:	1 Accumulator	(A)		
	Zero (Z) Carry (C) Negative (N) Overflow (V)			
Instruction Set:				
Data Transfer: Arithmetic:	BRU addr BRZ addr	Dir Dir Dir Dir Dir Dir	 PC <addr If Z=1: PC < addr A < MEM(addr) MEM(addr) < A A < A + MEM(addr) A < A - MEM(addr) A < 0 ## [A]_{7.1}</addr 	

Evaluation

Estimated Number of ICs:	20 (12 + State Machine + Memory)					
Conditional Branching?:	Yes					
Hardware Interrupt?:	No					
8-Bit Data Bus?:	Yes					
8-Bit Address Bus?:	No (5 bits)					
Number of Registers:	1 (Accumulator)					
<pre># of ALU Operations:</pre>	3					
<pre># of Addressing Modes:</pre>	2					
Stack Operations?:	No					
Pipelining?:	No					

<u>Decision</u>

The CPU would be easy enough to build, but it does not have many features common to contemporary CPUs. Its instruction set is too limited and does not implement all of the hardware features. Different addressing modes cannot be demonstrated effectively. The available memory is too small to run an actual program.

This CPU model would not be an acceptable candidate for implementation.

2.3.2 Streib CPU

William Streib presents this model in his book (Streib, 1997). See the block diagram in Figure 2.2.




Figure 2.2: Functional Block Diagram of Streib CPU (Streib, 1997, p. 323).

<u>Features</u>

CPU Architecture: Accumulator-Based Data Bits: 8 Address Bits: 16 Internal Registers: 1 Accumulator (A) 2 General Purpose Registers (B, C) 2 Special Purpose Registers (H, L) Zero (Z) Flag: Instruction Set: Input/Output: INPUT addr Dir A <-- PORT(addr) Prog Control: JUMP addr Dir PC <-- addr COND JUMP addr Dir If Z = 0: JUMP addr Data Transfer: LOAD A addr Dir A <-- MEM(addr) MOVE A, B Reg A <-- B Arithmetic: None Logical: AND data Imm A <-- A _ data Evaluation Estimated Number of ICs: 24 (14 + Decoder + Control & Timing + Memory) Conditional Branching?: Yes Hardware Interrupt?: No 8-Bit Data Bus?: Yes 8-Bit Address Bus?: No (16 bits) Number of Registers: 5 (1 Accumulator + 2 GPs + 2 SPs) 1 # of ALU Operations: # of Addressing Modes: 3 Stack Operations?: No Pipelining?: No

Decision

The CPU would be only slightly more difficult to build than the Lynn CPU. There is ample memory space. It has many hardware features common to contemporary CPUs, but its instruction set does not implement most of them. The instruction set uses three different addressing modes, but is very weak functionally -- especially the available ALU operations.

This CPU model would not be an acceptable candidate for implementation.

2.3.3 Miller CPU

Michael Miller actually has his own name for this one -- Binary Architecture Basic Electronic (BABE) Computer (Miller, 1997).




Figure 2.3: Functional Block Diagram of Miller (BABE) CPU (Miller, 1997, p. 497).

<u>Features</u>

CPU Architecture:	Accumulator-Ba	sed	
Data Bits:	8		
Address Bits: 16			
Internal Registers:	1 Accumulator 1 General Purp 1 I/O Register	ose R	egister (B)
Flags:	Zero (ZF) Sign (SF) Carry (CF)		
Instruction Set:			
Input/Output:	IN OUT	-	A < I/O Register I/O Register < A
Prog Control:	JMP addr JZ addr JNZ addr JM addr JP addr JC addr JNC addr HALT	Dir Dir Dir Dir Dir Dir Dir	IP < addr If Z = 1: JMP addr If Z = 0: JMP addr If S = 1: JMP addr If S = 0: JMP addr If C = 1: JMP addr
Data Transfer:	MOV A, [addr] MOV B, [addr] MOV A, data MOV B, data MOV [addr, A MOV [addr], A	Dir Imm Imm Dir	
Arithmetic:	ADD [addr] ADD data ADD B SUB [addr] SUB data SUB B DEC A DEC B INC A INC B	Dir Imm Reg Reg Reg Reg	A < A + data A < A + B A < A - MEM(addr) A < A - data A < A - B A < A - 1 B < B - 1 A < A + 1 B < B + 1
Logical:	SHL SHR		A < [A] ₆₀ ## 0 A < 0 ## [A] ₇₁

Evaluation

Estimated Number of ICs:	55 (40 + ALU* + Control + Memory)				
Conditional Branching?:	Yes				
Hardware Interrupt?:	No				
8-Bit Data Bus?:	Yes				
8-Bit Address Bus?:	No (16 bits)				
Number of Registers:	3 (1 Accumulator + 1 GP + 1 SP)				
<pre># of ALU Operations:</pre>	10				
<pre># of Addressing Modes:</pre>	3				
Stack Operations?:	No				
Pipelining?:	No				

* There are no standard TTL ALU devices that implement a Shift Right function.

Decision

There is ample memory space for even lengthy programs. It has many hardware features common to contemporary CPUs, and its instruction set implements most of them. Although the instruction set uses three different addressing modes, one of the most powerful -- indirect -- is not included. This is a surprising omission for an otherwise very complete CPU model. The biggest disadvantage of this one -- enough to eliminate it from consideration -- is that it would be incredibly time consuming to build!

This CPU model would not be an acceptable candidate for implementation.

2.3.4 McCalla CPU

This CPU model is Thomas McCalla's design (McCalla, 1992). See Figure 2.4 for his BC-8A Computer.




Figure 2.4: Functional Block Diagram of McCalla (BC-8A) CPU (McCalla, 1992, p. 673).

<u>Features</u>

	CPU Architecture:		Accumulator-Based CPU				
	Data Bits:		8				
	Addr	ess B:	its:	5			
Internal Registers:		1 Accumulator (A) 1 General Purpose Register (B) 1 I/O Register					
	Flag	s:		None			
	Inst	ructio	on Set:				
		Inpu	t/Output:	INP OUT		-	A < PORT PORT < A
		Prog	Control:	JMP	addr	Dir	PC <addr< th=""></addr<>
		Data	Transfer:	LDAD	IR addr	Dir	A < MEM(addr)
				STAD	IR addr	Dir	MEM(addr) < A
	Arithmetic:		ADDI	R addr	Dir	A < A + MEM(addr)	
			SUBD	IR addr		A < A - MEM(addr)	
				CLA		Reg	A < 0
		Logi	cal	None			
<u>Eval</u>	uatio	<u>n</u>					
Estimated Number of ICs: Conditional Branching?: Hardware Interrupt?: 8-Bit Data Bus?: 8-Bit Address Bus?: Number of Registers: # of ALU Operations: # of Addressing Modes: Stack Operations?: Pipelining?:			No No Yes No (5 bit	-	+ 1 GP + 1 SP)		

<u>Decision</u>

Almost no hardware design effort would be required for this CPU because the schematic is provided. See Figure 2.5. (That indicates that there are others who believe it is important to show how a simple CPU model can actually be implemented in hardware.) This CPU, however, has nearly twice as many ICs as the goal specifies. The Instruction set is similar to the Lynn CPU and has the same inadequacies. It has only two addressing modes and no conditional branches at all. The available memory is also too small to run an actual program.

This CPU model would not be an acceptable candidate for implementation.




Figure 2.5: Schematic Diagram of McCalla CPU (McCalla, 1992, p.678-679).

2.4 Literature Review Conclusions

The fact that McCalla provided a complete schematic for his CPU and Streib illustrated a partial IC-level design show that there is a need for this project. None of the four CPU models reviewed, however, had all of the features listed in Section 2.2. This was expected, but each one also had at least one major drawback that totally eliminated it from consideration.

A new CPU model was developed for this project. Called the P8 (Project 8-bit) CPU, it incorporates most of the best features found in the other four CPUs. It is simple, yet has a complete, orthogonal, and reasonably powerful instruction set. Many addressing modes found in contemporary CPUs are supported.

2.5 Final CPU Model Specifications

During the development of the P8 CPU, some of the original design specifications were changed. Below are the ten original design goals, along with the actual results of those goals.

 <u>Original</u>: The CPU should be simple enough to be implemented with a "small" number of ICs (about 20) from the TTL logic family.

<u>Final</u>: The CPU is comprised of 23 ICs. Actually, only 22 are required for proper operation, but another was added to gain visibility into one of the registers.

 Original: The control unit should support conditional branching.

<u>Final</u>: "Jump If Zero" and "Jump If Not Zero" are supported. Zero is the only condition bit, but it is sufficient to illustrate the principle of conditional branching.

3. <u>Original</u>: Include a hardware interrupt.

<u>Final</u>: This was not implemented. It would have required three additional ICs and a more complicated control unit. The additional complexity did not seem worth it. The fact that none of the other CPU designs incorporated a hardware interrupt indicates that other designers of educational CPUs agree with this decision. 4. <u>Original</u>: Use an 8-bit datapath and 8-bit address bus to reduce complexity.

<u>Final</u>: No change.

5. <u>Original</u>: Incorporate a "small" number of internal data registers (about 3) to demonstrate how they function.

<u>Final</u>: There are two data registers in the final design.

6. <u>Original</u>: The ALU should implement an assortment of arithmetic and logical operations, in order to make the instruction set as complete as possible.

Final: The ALU performs the following operations:

- C Compare
- C Add
- C Subtract
- C Decrement
- C Logical OR
- C Logical NOT (Invert)
- C Logical Shift Left
- Original: The instruction set should include "several" (3 or 4) popular addressing modes.

Final: The following addressing modes are supported:

- C Direct
- C Indirect
- C Register
- C Immediate
- 8. <u>Original</u>: Include instructions that are commonly found in real CPUs.

<u>Final</u>: Two-thirds of the most frequently used instructions are implemented.

9. <u>Original</u>: Implement simple stack operations.

<u>Final</u>: This was not implemented. It would have required four additional ICs and a more complicated control unit. The additional complexity did not seem worth it. The fact that none of the other CPU designs incorporated stack operations indicates that other designers of educational CPUs agree with this decision. 10. <u>Original</u>: No pipelining or other parallel processing techniques should be attempted. They would detract from the simple operation required for easy understanding, and would certainly conflict with goal #1.

<u>Final</u>: No change.

3.0 Instruction Set

3.1 Overview

There are 16 different P8 instructions. Research on instruction set usage was the basis for instruction selection. Each instruction has at least two addressing modes, with most of them having four. The instruction set is orthogonal, i.e., each instruction implements every relevant addressing mode.

3.2 Design Rationale

One of the requirements of a good instruction set is completeness. A complete instruction set can be used to evaluate any mathematical or logic function. The instruction set of an educational CPU should be complete and should illustrate the types of instructions normally supported by actual CPUs.

The instruction set should also be simple. There is research that indicates that even very simple instruction sets can be complete. As early as 1956 a simple 1-instruction computer was developed that met the requirement of completeness (Hayes, 1988, p. 210). Of course, an excessively simple instruction set requires very complicated programs to perform even the simplest tasks.

This instruction set is both complete and reasonably simple. Its completeness can be informally proven by writing a sequence of instructions to implement common operations that have not been included. For example, multiplication can be performed, even though there is no multiply instruction, with a sequence of adds and shifts. Similarly, the nonexistent AND function can be implemented because both OR and NOT are available. Another desirable characteristic of an instruction set is regularity. A regular instruction set includes normally expected operations. In this case, some commonly encountered instructions have been omitted. This was done primarily for two reasons:

- The 74181 4-bit ALU used for this CPU has a limited repertoire of functions. For example, it implements a shift left and decrement, but not a shift right or increment. While this can lead to awkward code composition, and may sometimes require a little creative programming, it is possible to work around the missing functions.
- 2. This CPU is a teaching tool. A powerful instruction set is not a requirement. In fact, a simple instruction set, that implements only the most common instruction types is easier to understand. In the interest of simplicity, the instruction set has been limited to 16 different operations.

Regularity also implies orthogonality. An orthogonal instructions set is one where each instruction can use every relevant addressing mode. This simplifies compiler design by making the rules for operand address specification consistent. While this is not an important consideration for the P8 CPU, it demonstrates the principle.

Research on instruction mixes for several types of processors has been compiled over the years. Of the various processors that have been benchmarked, the Intel 8086 most closely resembles the P8 CPU for this project (Hennessy & Patterson, 1990, p. 178). The frequency of instructions used by the 8086 is shown in Figure 3.1. This information is a reasonable guide for determining the most appropriate instruction mix for a simple, accumulator-based CPU like this one. Instructions that are used often should be included, if possible.

8086 Instruction	Average	Frequency	of	Use

Move	27%
Conditional Jump	10%
Compare	7 응
Push	7 응
Рор	5%
Shift Left, Shift Right	5%
Loop	4 8
Call	4 응
Return	4 응
Increment, Decrement	3 %
Or, Xor	3 %
Add	3 %
Subtract	2 응
Jump	2 %
=	

All other instructions had a frequency of use less than 2%.

Figure 3.1: Distribution of Instruction Frequencies on the Intel 8086.

Most instructions with a usage-frequency less than 2% have not been implemented. Additionally, there are several common instructions that cannot be fully implemented on the P8 CPU:

Conditional Jump: The only condition flag is zero. Conditional jumps can only be based on whether the zero flag is set. This illustrates the principle while maintaining a simpler hardware implementation.

Compare: Only equality can be evaluated.

Push & Pop: Eliminating the stack pointer simplified the hardware significantly, but precluded the use of these instructions.

- Call & Return: Again, the lack of a stack pointer makes these difficult to implement. The functions could be performed by jumping to predetermined addresses, but the programming would not be straightforward.
- Loop: This operation must be implemented with a sequence of simpler instructions.
- Increment: This function is not available on the 74181 ALU. The additional circuitry required to implement this would not contribute to the goal of simplicity. If an increment is required, it can be done by the add instruction with immediate data of 01h.

Operations chosen for inclusion in this instruction set represent those used nearly two-thirds of the time in the 8086 benchmarks.

An educational CPU should also implement common addressing modes. Benchmark results of commonly used 8086 addressing modes for various application programs (Hennessy & Patterson, 1990, p. 177) can be seen in Figure 3.2.

8086 Addressing Mode	Frequency of Use
Memory	
Absolute	12 %
Indirect	5%
Displacement	24%
Register	51%
Immediate	8%

Figure 3.2: Distribution of Addressing Mode Frequencies on the 8086.

Even though displacement addressing is very powerful, and used frequently on the 8086, it has not been implemented because hardware complexity would be increased.

3.3 Programmer's Model

The P8 CPU consists of three 8-bit registers and one 1-bit condition register. See Figure 3.3. It is an accumulator-based design. This means that the number in the accumulator (A register) is an operand for most ALU operations. Additionally, all ALU results are placed in the A register, and overwrite its previous contents. It is also used for reading input ports and writing output ports. The R register may be used to store general data or a second operand. It also contains the memory address of operands for instructions using indirect addressing.

Because the instruction pointer is an 8-bit register, only 256 bytes of memory may be addressed. Similarly, there are 256 available I/O ports, which do not share the memory space.

The Z register is a 1-bit register that stores the results of the last compare operation. If the result was zero, the Z register contains a "1", otherwise it is "0".

CPU Registers	
++ 	Instruction Pointer (Program Counter)
· · · · · · · · · · · · · · · · · · ·	A Register (Accumulator)
· · · · · · · · · · · · · · · · · · ·	R Register (Data/Address Register)
I I +-+	Z Register (Zero Flag Register)

Memory Space		I/O Space
++		++
1	Address 00h	1
1		1
1		- I
1		1
1	Address FFh	1
++		++

Figure 3.3: Programmer's Model of P8 CPU.

3.4 Instruction Types

P8 CPU instructions fall into five major instruction categories:

1. <u>Input / Output</u>. These instructions transfer data between the accumulator and external I/O devices.

IN = Read Input Port
OUT = Write Output Port

2. <u>Program Control</u>. These instructions change the sequence of program execution. They are often called branch instructions.

JMP	=	Unconditional Jump
JNZ	=	Jump If Not Zero (Conditional Jump)
JZ	=	Jump If Zero (Conditional Jump)
CMP	=	Compare (Sets / Resets Zero Bit For
		Conditional Jumps)

3. <u>Data Transfer</u>. These instructions cause data in one location (either the internal registers or external memory) to be copied to another location.

LDA	=	Load A Register
LDR	=	Load R Register
STA	=	Store A Register
STR	=	Store R Register

 <u>Arithmetic</u>. These instructions perform numerical operations on data. (Floating point operations are not supported.)

> ADD = Add To A Register SUB = Subtract From A Register DEC = Decrement

5. <u>Logical</u>. These instructions perform Boolean operations on data, including bit shifting.

> OR = Or With A Register INV = Invert & Move To A Register SHL = Shift Left & Move To A Register

3.5 Addressing Modes

Four common addressing modes have been selected for this instruction set. They account for those used two-thirds of the time in Intel 8086 benchmarks. They are:

- <u>Direct</u>. This is the same as absolute addressing. The address of the required data is part of the instruction. In this case, it will be the second byte of the instruction.
- 2. <u>Indirect</u>. The address containing the address of the required data is specified. There are normally two types of indirect modes: 1) memory-indirect; and 2) register-indirect. An instruction with memory-indirect addressing specifies the memory address in which the address of the required data is stored. A specified register contains the address of the data when register-indirect addressing is used. The indirect mode for this instruction set will be limited to register-indirect, and the register containing the address will always be the R Register.
- <u>Register</u>. This is sometimes called inherent addressing. The required data is in a register.
- 4. <u>Immediate</u>. The required data is part of the instruction. For this architecture, it is the second byte of the instruction.

3.6 Instruction Format

Each instruction has an 8-bit opcode. The eight bits are divided into two fields: 1) the operation; and 2) the addressing mode (Figure 3.4).

|X|X|X|X|X|Y|Y|Y| 8-Bit Opcode

IZ|Z|Z|Z|Z|Z|Z|Z|Z|Z|Z|
8-Bit Address or Immediate Data

Figure 3.4: Instruction Format for 1-Byte & 2-Byte Instructions.

All instructions that use register addressing or indirect addressing require only one byte. A second byte is required for the other two addressing modes. The second byte of a direct instruction contains the 8-bit address, and the second byte of an immediate instruction specifies the immediate data.

The operation is encoded in the 5-bit field labeled 'XXXXX'.

5-Bit Operation Code	Instruction Type
00001	IN
00010	OUT
00100	JMP
00101	JNZ
00110	JZ
00111	CMP
01000	LDA
01001	LDR
01010	STA
01011	STR
01100	ADD
01101	SUB
01110	DEC
10000	OR
10001	INV
10010	SHL
TOOTO	

The addressing mode is encoded in the 3-bit field labeled 'YYY'.

<u>3-Bit Code</u>	Addressing Mode	Data Location
000 001	Direct Not Used	Memory Address in Byte 2
010	Register	A Register
011	Register	R Register
100	Indirect	Memory Address in R Register
101	Not Used	
110	Immediate	Byte 2 of Instruction
111	Not Used	

3.7 Instruction Set Repertoire

See Appendix 7.1 for a more comprehensive description of the instruction set.

ADD addressDirect $A <- A + MEM(address)$ 2ADD ARegister $A <- A + A$ 1ADD RRegister $A <- A + R$ 1ADD NIndirect $A <- A + R$ 1ADD MIndirect $A <- A + R$ 1ADD I, dataImmediate $A <- A + RMM(R)$ 1CMP addressDirectIf $A - A = 0:Z <- 1$ 2CMP ARegisterIf $A - R = 0: Z <- 1$ 1CMP RRegisterIf $A - R = 0: Z <- 1$ 1CMP RRegisterIf $A - MEM(R) = 0:$ 2Z <- 11If $A - data = 0: Z <- 1$ 2DEC addressDirect $A <- MEM(address) -1$ 2DEC addressDirect $A <- A - 1$ 1DEC RRegister $A <- A - 1$ 1DEC MIndirect $A <- A - R - 1$ 1DEC MIndirect $A <- A - A - 1$ 1DEC I, dataImmediate $A <- A - A - 1$ 1DEC I, dataImmediate $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- [R]'$ 1INV addressDirect $A <- [R]'$ 1INV ARegister $A <- [Clata]'$ 2JMP addressDirectIf $Z = 0: JMP$ address2JMP addressDirectIf $Z = 0: JMP$ R1JZ addressDirectIf $Z = 1: JMP$ address2JZ RRegisterIf $Z = 1: JMP$ R1 <th><u>Instruction</u></th> <th>Addressing Mode</th> <th>Operation Performed</th> <th><u>Bytes</u></th>	<u>Instruction</u>	Addressing Mode	Operation Performed	<u>Bytes</u>
ADD ARegister $A <- A + A$ 1ADD RRegister $A <- A + R$ 1ADD RIndirect $A <- A + R$ 1ADD MIndirect $A <- A + R$ 1ADD I, dataImmediate $A <- A + A = 0$ 2CMP addressDirectIf $A - MEM(address) = 0$: $Z <- 1$ 2CMP ARegisterIf $A - A = 0$: $Z <- 1$ 1CMP RRegisterIf $A - R = 0$: $Z <- 1$ 1CMP MIndirectIf $A - MEM(R) = 0$: $Z <- 1$ 1CMP I, dataImmediateIf $A - data = 0$: $Z <- 1$ 2DEC addressDirect $A <- MEM(address) -1$ 2DEC addressDirect $A <- A - 1$ 1DEC ARegister $A <- A - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- A - 1$ 1DEC I, dataImmediate $A <- PORT(address)$ 2IN addressDirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV ARegister $A <- [R]'$ 1INV ARegister $A <- [R]'$ 1INV RRegister $A <- [R]'$ 1INV RRegister $A <- [C]'$	ADD address	Direct	$A \leq A + MEM(address)$	2
ADD RRegister $A <- A + R$ 1ADD MIndirect $A <- A + MEM(R)$ 1ADD I, dataImmediate $A <- A + MEM(R)$ 1ADD I, dataImmediate $A <- A + MEM(R)$ 1ADD I, dataImmediateIf $A - A + data$ 2CMP addressDirectIf $A - MEM(address) = 0$:2CMP ARegisterIf $A - A = 0$: $Z <- 1$ 1CMP RRegisterIf $A - A = 0$: $Z <- 1$ 1CMP MIndirectIf $A - MEM(R) = 0$:2CMP I, dataImmediateIf $A - data = 0$: $Z <- 1$ 2DEC addressDirect $A <- MEM(address) -1$ 2DEC addressDirect $A <- A - 1$ 1DEC RRegister $A <- A - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- A - 1$ 1DEC I, dataImmediate $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- [R]'$ 1INV ARegister $A <- [MEM(R)]'$ 1INV ARegister $A <- [R]'$ 1INV ARegister $A <- [R]'$ 1INV ARegister $A <- [MEM(R)]'$ 1INV ARegister $A <- [MEM(R)]'$ 1JMP R				
ADD MIndirect $A <- A + MEM(R)$ 1ADD I, dataImmediate $A <- A + data$ 2CMP addressDirectIf $A - MEM(address) = 0$: $Z <- 1$ 2CMP ARegisterIf $A - A = 0:Z <- 1$ 1CMP RRegisterIf $A - R = 0: Z <- 1$ 1CMP MIndirectIf $A - MEM(R) = 0$: $Z <- 1$ 1CMP I, dataImmediateIf $A - data = 0: Z <- 1$ 2DEC addressDirect $A <- MEM(address) -1$ 2DEC addressDirect $A <- A - 1$ 1DEC MIndirect $A <- A - 1$ 1DEC I, dataImmediate $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- PORT(R)$ 1IN addressDirect $A <- PORT(R)$ 1INV addressDirect $A <- [A]'$ 1INV ARegister $A <- [A]'$ 1JMP addressDirectIf $Z =$	ADD R	-		
ADD I, dataImmediate $A <- A + data$ 2CMP addressDirectIf $A - MEM(address) = 0$: $Z <- 1$ 2CMP ARegisterIf $A - A = 0:Z <- 1$ 1CMP RRegisterIf $A - R = 0: Z <- 1$ 1CMP MIndirectIf $A - MEM(R) = 0:$ $Z <- 1$ 1CMP I, dataImmediateIf $A - data = 0: Z <- 1$ 2DEC addressDirect $A <- MEM(address) -1$ 2DEC ARegister $A <- A - 1$ 1DEC RRegister $A <- A - 1$ 1DEC RRegister $A <- A - 1$ 1DEC RRegister $A <- A - 1$ 1DEC I, dataImmediate $A <- MEM(R) - 1$ 1IN addressDirect $A <- PORT(address)$ 2IN V addressDirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV ARegister $A <- [A]'$ 1INV J, dataImmediate $A <- [MEM(R)]'$ 1JMP addressDirectIF $<- address$ 2JMP RRegister $P <- R$ 1JNZ addressDirectIf $Z = 0: JMP$ address2JNZ RDirectIf $Z = 0: JMP$ address2JZ addressDirectIf $Z = 1: JMP$ address2		-		
CMP addressDirectIf $A - MEM(address) = 0$: $Z < 1$ 2CMP ARegisterIf $A - A = 0:Z < 1$ 1CMP RRegisterIf $A - R = 0:Z < -1$ 1CMP MIndirectIf $A - MEM(R) = 0:$ $Z < 1$ 1CMP I, dataImmediateIf $A - data = 0:Z < -1$ 2DEC addressDirect $A < - MEM(address) -1$ 2DEC addressDirect $A < - MEM(address) -1$ 2DEC ARegister $A < - A - 1$ 1DEC RRegister $A < - R - 1$ 1DEC MIndirect $A < - MEM(R) - 1$ 1DEC I, dataImmediate $A < - A - 1$ 2IN addressDirect $A < - PORT(address)$ 2IN VARegister $A < - [A]'$ 1INV addressDirect $A < - [MEM(address)]'$ 2INV ARegister $A < - [A]'$ 1INV ARegister $A < - [R]'$ 1INV ARegister $A < - [R]'$ 1INV ARegister $A < - [A]'$ 1INV RRegister $A < - [A]'$ 1INV RRegister $A < - [MEM(R)]'$ 1INV ARegister $A < - [MEM(R)]'$ 1INV RRegister $A < - [MEM(R)]'$ 1INV RRegister $P < - R$ 1JMP addressDirectIF Z = 0: JMP address2JNZ RDirectIf Z = 0: JMP R1JZ addressDirectIf Z = 1: JMP address				
Z<-12CMP ARegisterIf $A - A = 0: Z < -1$ 1CMP RRegisterIf $A - R = 0: Z < -1$ 1CMP MIndirectIf $A - R = 0: Z < -1$ 1CMP I, dataImmediateIf $A - data = 0: Z < -1$ 2DEC addressDirect $A < - MEM(address) -1$ 1DEC MIndirect $A < - R - 1$ 1DEC I, dataImmediate $A < - data - 1$ 2IN addressDirect $A < - PORT(address)$ 2IN v addressDirect $A < - PORT(R)$ 1INV addressDirect $A < - [MEM(address)]'$ 2INV ARegister $A < - [A]'$ 1INV RRegister $A < - [A]'$ 1INV RRegister $A < - [A]'$ 1INV RRegister $A < - [A]'$ 1JMP addressDirectIf $Z = 0: JMP$ address <t< td=""><td></td><td></td><td></td><td>-</td></t<>				-
Z<-12CMP ARegisterIf $A - A = 0: Z < -1$ 1CMP RRegisterIf $A - R = 0: Z < -1$ 1CMP MIndirectIf $A - R = 0: Z < -1$ 1CMP I, dataImmediateIf $A - MEM(R) = 0:$ 1CMP I, dataImmediateIf $A - data = 0: Z < -1$ 2DEC addressDirect $A < - MEM(address) -1$ 2DEC addressDirect $A < - MEM(address) -1$ 2DEC ARegister $A < - A - 1$ 1DEC MIndirect $A < - R - 1$ 1DEC I, dataImmediate $A < - data - 1$ 2IN addressDirect $A < - PORT(address)$ 2IN PIndirect $A < - PORT(R)$ 1INV addressDirect $A < - [MEM(address)]'$ 2INV ARegister $A < - [A]'$ 1INV RRegister $A < - [A]'$ 1JMP address <td>CMP address</td> <td>Direct</td> <td>If $A - MEM(address) = 0:$</td> <td></td>	CMP address	Direct	If $A - MEM(address) = 0:$	
CMP RRegisterIf $A - R = 0: Z <-1$ 1CMP MIndirectIf $A - MEM(R) = 0:$ $Z <-1$ ICMP I, dataImmediateIf $A - data = 0: Z <-1$ DEC addressDirectDEC ARegisterA <- A - 1				
CMP MIndirectIf $A - MEM(R) = 0$: $Z <- 1$ If $A - data = 0$: $Z <- 1$ CMP I, dataImmediateIf $A - data = 0$: $Z <- 1$ 2DEC addressDirect $A <- MEM(address) -1$ 2DEC ARegister $A <- A - 1$ 1DEC RRegister $A <- A - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- data - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV a Register $A <- [R]'$ 1INV RRegister $A <- [R]'$ 1INV RRegister $A <- [R]'$ 1INV ARegister $A <- [R]'$ 1INV RRegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV RRegister $P <- R$ 1INV RRegisterIP $C - address$ 2JMP AddressDirectIf $Z = 0$: JMP Address2JNZ RRegisterIf $Z = 0$: JMP R1JZ addressDirectIf $Z = 1$: JMP address2	CMP A	Register	If $A - A = 0: z < -1$	1
Z<-11CMP I, dataImmediateIf A - data = 0: Z <- 1	CMP R	Register	If $A - R = 0$: $Z < -1$	1
CMP I, dataImmediateIf A - data = 0: Z <- 12DEC addressDirectA <- MEM(address) -1	CMP M	Indirect	If $A - MEM(R) = 0$:	
DEC addressDirect $A <- MEM(address) -1$ 2DEC ARegister $A <- A - 1$ 1DEC RRegister $A <- R - 1$ 1DEC RIndirect $A <- MEM(R) - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- A - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV RRegister $A <- [A]'$ 1INV RRegister $A <- [A]'$ 1JMP addressDirectIf $Z = 0$: JMP address2JZ addressDirectIf $Z = 1$: JMP address2			z <- 1	1
DEC ARegister $A <- A - 1$ 1DEC RRegister $A <- R - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- data - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- PORT(R)$ 1INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV RRegister $A <- [Cata]'$ 2JMP addressDirectIP <- address	CMP I, data	Immediate	If A - data = 0: Z <- 1	2
DEC ARegister $A <- A - 1$ 1DEC RRegister $A <- R - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- data - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- PORT(R)$ 1INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV RRegister $A <- [Cata]'$ 2JMP addressDirectIP <- address	DEC address	Direct	A <- MEM (address) -1	2
DEC RRegister $A <-R - 1$ 1DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- data - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV MIndirect $A <- [data]'$ 2JMP addressDirectIP <- address				
DEC MIndirect $A <- MEM(R) - 1$ 1DEC I, dataImmediate $A <- data - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address		-		
DEC I, dataImmediate $A <- data - 1$ 2IN addressDirect $A <- PORT(address)$ 2IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV RIndirect $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV MEnderst $P <- R$ 1JMP addressDirectIP <- address		-		
IN address IN PDirect Indirect $A <- PORT (address)$ $A <- PORT (R)$ 2INV address INV A INV A INV R RegisterDirect Register $A <- [MEM(address)]'$ $A <- [A]'$ 2INV R INV R INV M INdirect INV I, dataDirect Immediate $A <- [R]'$ $A <- [MEM(R)]'$ 1JMP address JMP RDirect RegisterIP <- address P <- R				
IN PIndirect $A <- PORT(R)$ 1INV addressDirect $A <- [MEM(address)]'$ 2INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV MIndirect $A <- [REM(R)]'$ 1INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address	DEC I, Gata	THINEGTACE	A Uata I	2
INV addressDirectA <- [MEM(address)]'2INV ARegisterA <- [A]'	IN address	Direct	A <- PORT(address)	2
INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV RIndirect $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address	IN P	Indirect	A <- PORT(R)	1
INV ARegister $A <- [A]'$ 1INV RRegister $A <- [R]'$ 1INV RIndirect $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address				
INV RRegister $A <- [R]'$ 1INV MIndirect $A <- [MEM(R)]'$ 1INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address	INV address	Direct	A <- [MEM(address)]'	2
INV MIndirect $A <- [MEM(R)]'$ 1INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address	INV A	Register	A <- [A]′	1
INV I, dataImmediate $A <- [data]'$ 2JMP addressDirectIP <- address	INV R	Register	A <- [R]′	1
JMP address JMP RDirect RegisterIP <- address P <- R2 1JNZ address JNZ RDirect RegisterIf Z = 0: JMP address If Z = 0: JMP R2 1JZ addressDirectIf Z = 1: JMP address2	INV M	Indirect	A <- [MEM(R)]'	1
JMP RRegisterP <- R1JNZ addressDirect RegisterIf Z = 0: JMP address If Z = 0: JMP R2JZ addressDirectIf Z = 1: JMP address2	INV I, data	Immediate	A <- [data]'	2
JMP RRegisterP <- R1JNZ addressDirect RegisterIf Z = 0: JMP address If Z = 0: JMP R2JZ addressDirectIf Z = 1: JMP address2				_
JNZ addressDirectIf $Z = 0$: JMP address2JNZ RRegisterIf $Z = 0$: JMP R1JZ addressDirectIf $Z = 1$: JMP address2			IP <- address	
JNZ RRegisterIf Z = 0: JMP R1JZ addressDirectIf Z = 1: JMP address2	JMP R	Register	P <- R	1
JNZ RRegisterIf Z = 0: JMP R1JZ addressDirectIf Z = 1: JMP address2	JNZ address	Direct	If $Z = 0$: JMP address	2
JZ address Direct If $Z = 1$: JMP address 2				
		2		
JZ R Register If Z = 1: JMP R 1	JZ address	Direct	If $Z = 1$: JMP address	2
	JZ R	Register	If $Z = 1$: JMP R	1

Instruction	Addressing Mode	Operation Performed	<u>Bytes</u>
LDA address	Direct	A <- MEM(address)	2
LDA A	Register	A <- A	1
LDA R	Register	A <- R	1
LDA M	-	A <- MEM(R)	1
LDA I, data		A <- data	2
,			
LDR address	Direct	R <- MEM(address)	2
LDR A	Register	R <- A	1
LDR R	Register	R <- R	1
LDR M	Indirect	R < - MEM(R)	1
LDR I, data	Immediate	R <- data	2
OR address	Direct	A <- A C MEM(address)	2
OR A	Register	A <- A C A	1
OR R	Register	A <- A C R	1
OR M	Indirect	A <- A C MEM(R)	1
OR I, data	Immediate	A <- A C data	2
OUT address	Direct	PORT(address) <- A	2
OUT P	Indirect	PORT(R) <- A	1
SHL address	Direct	A <- [MEM(address)] ₆₀ ##	02
SHL A	Register	A <- [A] ₆₀ ## O	1
SHL R	Register	A <- [R] ₆₀ ## O	1
SHL M	Indirect	A <- [MEM(R)] ₆₀ ## 0	1
SHL I, data	Immediate	$A <- [data]_{60} \# 0$	2
STA address	Direct	MEM(address) <- A	2
STA M	Indirect	MEM(R) <- A	1
STR address	Direct	MEM(address) <- R	2
STR M	Indirect	MEM(R) <- R	1
SUB address	Direct	A <- A - MEM(address)	2
SUB A	Register	A <- A - A	1
SUB R	Register	A <- A - R	1
SUB M	Indirect	A <- A - MEM(R)	1
SUB I, data	Immediate	A <- A - data	2

4.0 Hardware

4.1 Overview

A CPU consists of a data section (often called a datapath) and a control section. The P8 CPU contains a simplified version of each.

The datapath contains registers, an ALU, and an internal system bus. Registers are very fast memory locations that are internal to the CPU and separate from the main system memory. They can be used as "scratch pads" during calculations. The ALU is a combinational logic device that performs arithmetic and logical operations on data. The internal bus permits data exchange between the ALU and registers.

The control section interprets each instruction to be executed and asserts the datapath's control signals in the proper sequence to implement the instruction. After executing an instruction, it proceeds to the next instruction.

4.2 Design Rationale

The following requirements and constraints were placed upon the hardware. In some cases they were contradictory, and a compromise was reached that favored reduced cost and/or construction time.

- It must, of course, meet the specifications outlined in Section 2.5 and implement the complete instruction set described in Section 3.7. No compromise on this point is permissible.
- Use only standard logic and memory devices. This includes programmable devices, such as PALs and PROMs.
- To save space and wiring time, use the fewest number of IC devices that is practical.
- To reduce costs, use parts that are already on-hand whenever possible.
- The operation of the datapath section and control section should be simple to understand, i.e., no "clever" designs that are difficult to grasp.

• The CPU circuitry should be separate from supporting circuitry, such as memory, I/O ports, oscillators, etc.

4.3 Programmer's Model

The programmer's model defines the architecture of a computer. It is a high-level "machine" that is visible to the programmer, but independent of the actual physical hardware. It deals with the functional behavior of the computer as seen by the programmer. It includes the number and sizes of registers, types of instructions, addressing modes, and available memory. See Section 3 for more information on many of the architectural features of the P8 CPU.

The P8 CPU consists of three 8-bit registers and one 1-bit condition register. See Figure 4.1. It is an accumulator-based design. This means that the number in the accumulator (A register) is an operand for most ALU operations. Additionally, all ALU results are placed in the A register, and overwrite its previous contents. It is also used for reading input ports and writing output ports. The R register may be used to store general data or a second operand. It also contains the memory address of operands for instructions using indirect addressing.

Because the instruction pointer is an 8-bit register, only 256 bytes of memory may be addressed. Similarly, there are 256 available I/O ports, which do not share the memory space.

The Z register is a 1-bit register that stores the results of the last compare operation. If the result was zero, the Z register contains a "1", otherwise it is "0".

CPU Registers		
++ 	Instruction Poir	nter (Program Counter)
++ ++	A Register (Acc	umulator)
++ ! ! !	R Register (Data	a/Address Register)
+-++	Z Register (Zero	o Flag Register)
Memory Space		I/O Space
++ 	Address 00h	++ I I
	11442000 0011	
I I		i i
1		1
I I	Address FFh	I I
++		++

Figure 4.1: Programmer's Model of P8 CPU.

4.4 Functional Block Model

Beneath the high-level programmer's model, are the functional units that implement it. These are the control unit, internal system busses, ALU, and registers (many of which cannot be directly manipulated users). Figure 4.2 illustrates the purposes of the CPU's functional units and the relationships between them. These functional units implement the instruction cycle, which fetches an instruction from external memory, decodes it, reads the required operand(s), and then executes the instruction. Most instructions require several steps (microinstructions) to be performed by the CPU.

The control section consists of the zero condition register (Z) and a block labeled "control logic". The details of the control logic's actual implementation is unimportant at this level. The diagram clearly shows, however, that it has inputs from the instruction register (IR) and Z. These inputs specify the outputs generated by the control logic. IR sends eight bits to the control unit that identify the instruction to be executed. If it is a conditional instruction, i.e., it depends on the logic level of Z, the condition bit will combine with the inputs from IR to determine the proper sequence of control signals. There are two types of control logic outputs. One type is for internal use. This type consists of the datapath control bits $(C_0 - C_n)$. These control bits load registers, specify the type of ALU operation to be performed, and allow data on the internal system busses at the proper time. The other type is used by external circuitry, such as memory and I/O ports. These bits (MEMR, MEMW, IOR, IOW) control the data flow on external system busses between the CPU and its peripheral devices.

The 8-bit internal bus (IB) is the primary path for data flow between the functional units. Nearly every functional unit is connected either directly, or indirectly, to IB. Using one internal system bus results in a simple hardware design that is ideal for an educational CPU. Some secondary internal busses are also present, but their connections are restricted to a small number of functional units.

The ALU can perform the following operations:

- Compare
- Add
- Subtract
- Decrement
- Logical OR
- Logical NOT (Invert)
- Logical Shift Left

The results of most ALU operations are placed in the A register, which is the accumulator. The sole exception to this is the compare operation, which is intended only to set/reset Z. Even if an ALU result is ultimately destined for another location, it must first pass through the accumulator. The output of the accumulator is also permanently connected to one of the ALU 8-bit inputs. This means that the value in the accumulator is always an operand for ALU functions that require two operands. It is also the source for many single-operand functions. This feature allows a very simple hardware design. In fact, it is used by many commercial 8-bit microprocessors and single-chip microcontrollers for that very reason. It is, however, unsuitable for high-end CPUs because it is inefficient.

The R register can be used for general data storage. Its main purpose in this CPU, however, is to illustrate two addressing modes that require an additional register. The first is register

4 - 4

addressing, where the required data are in a register. The second is indirect addressing, or in this specific case, registerindirect addressing. In this mode, the R register contains the address where the data are located. This addressing mode is implemented by transferring the contents of the R register to the operand register (OR), from which the address register (AR) is loaded.

The buffer connected to the output of the A register allows the accumulator's output to always be available to the ALU without interfering with IB. The buffer connected to the R register is actually not required for proper operation, but it was included to allow constant monitoring of the R register's contents. This was important because of the educational nature of the CPU.

The CPU accesses the external data bus with the data register (DR). DR, like the external data bus, is bi-directional. Data to be placed on the external data bus are sent to DR from either the A register or the R register along IB. Data placed in DR by the external data bus can be read by the following functional units:

- Operand Register
- Instruction Register
- ALU
- A Register (through ALU)
- R Register

The external address bus is accessed through the address register The 8-bit address in AR is placed on the external address (AR). bus. An address can be written to AR by either the instruction pointer (IP) or the operand register (OR). IP is an 8-bit binary counter that keeps track of the memory address containing the next instruction. IP increments after each instruction is read, and therefore contains the address of the instruction in the next sequential memory location. IP can also be preset to any 8-bit address placed on IB when a branch instruction is executed. OR is loaded with the memory address, or I/O port address, of required data when an instruction using direct addressing, or indirect addressing, is executed.




Figure 4.2: Functional Block Diagram of P8 CPU

4.5 Detailed Design

This section discusses the specific design details of each CPU functional block. See the Appendix for a complete set of schematic diagrams and assembly drawings, as well as the code listings for the programmable devices used in the P8 CPU.

4.5.1 Datapath

The datapath contains four user-visible registers (A, R, IP, and Z), four registers that are not visible to users (DR, AR, OR, and IR), an ALU, and the connecting busses between them. The actual implementation of the datapath will be explained here.

Register and Buffer Selection

Seven 8-bit registers, and two 8-bit tri-state buffers are required for the datapath. It actually takes 11 ICs to implement them. The requirements of each register, and the TTL device(s) used to implement each one is listed below:

<u>Operand Register</u> - OR holds the address of an operand that must be read from memory.

Requirements: 8 bits edge-triggered load tri-state output

Suitable TTL Device: 74LS374

Implementation Note: See Figure 4.3.

Address Register - AR writes port or memory addresses to the external address bus.

Requirements: 8 bits edge-triggered load latched tri-state output

Suitable TTL Device: 74LS374

Implementation Notes: Latch output enable control to achieve latched tri-state output. See Figure 4.3. DR is a bi-directional register that writes Data Register data to the external data bus. It also reads data from the external data bus. Requirements: 8 bits bi-directional edge-triggered load tri-state output to internal bus latched tri-state output to external bus Suitable TTL Device: 74LS374 (2 required) Use 2 uni-directional registers, Implementation Notes: DR(IN) and DR(OUT). Latch output enable control to achieve latched tri-state output. See Figure 4.3. Instruction Pointer - IP keeps track of the next instruction to be read from memory. Requirements: 8 bits edge-triggered load edge-triggered increment clear tri-state output 74LS163 (2 required) Suitable TTL Device: Use 2 4-bit binary counters. Implementation Notes: These counters meet all of the requirements except for the tristate outputs. Use a single 74LS244 to buffer the eight IP output bits. See Figure 4.3.




Figure 4.3: Schematic of Datapath with Operand Register, Address Register, Data Register, and Instruction Pointer

<u>A Register</u> - The A register is the accumulator. It is the destination for all ALU results. It is also a source for all 2-operand instructions, and many 1-operand instructions.

Requirements: 8 bits edge-triggered load

Suitable TTL Device: 74LS374

Implementation Notes: Permanently enable the tri-state outputs. A 74LS273 could also have been used. The A register is isolated from IB with a 74LS244 (8bit, tri-state buffer). This allows the outputs of the A register to be continuous inputs to the ALU. See Figure 4.4.

<u>R Register</u> - The R register can be used to store data, hold an ALU operand, or point an operand when using the indirect addressing mode.

Requirements: 8 bits edge-triggered load

Suitable TTL Device: 74LS374

Implementation Notes: See "Implementation Notes" for the A register. The separate buffer (74LS244) is only required to monitor the contents of the R register. See Figure 4.4.

<u>Instruction Register</u> - IR contains the op code of the current instruction. Its outputs are connected to the control store address bits.

Requirements:		gered load ous clear	đ
Suitable TTL D	evice:	74LS273	
Implementation	Note:	See Figu	re 4.4.

4 - 10




Figure 4.4: Schematic Diagram of Datapath with A Register, R Register, Instruction Register, Z Register, and ALU

Arithmetic Logic Unit Selection

One 8-bit ALU is needed to implement the arithmetic and logical instructions. Actually, the decision of which ALU instructions to include in the instruction set was dictated by the only TTL ALU available -- the 74181. Because this is a 4-bit ALU, two of them are required. See Figure 4.4.

This ALU can generate condition bits for carry, half-carry, A=B (or zero), A>B, and A<B. Only the zero condition bit is implemented in the MP8 CPU. This is sufficient to show how conditional branching works. The "A=B" output is open collector, and must be tied to an external resistor. It goes high when the A and B inputs are the same during the execution of an P8 compare instruction. (The compare instruction is actually an ALU subtract operation, but the results are not placed in the A Register.)

The C_N+4'' output of the least significant 4-bit ALU must be connected to the C_N'' input of the most significant 4-bit ALU to create an 8-bit ALU. This connection allows a carry between bit 3 (MSB of first ALU) and bit 4 (LSB of second ALU) and generates the correct 8-bit result during an ALU operation. C_N'' of the least significant ALU must be low for a subtract operation and high for all others. This input, as well as the select and mode inputs, are asserted by the control logic of the CPU. The control logic properly configures all inputs for the desired ALU operation.

4.5.2 Control Logic

The control logic accepts inputs from IR and the ALU (through Z) and generates as output all the control signals necessary for the correct operation of the datapath. There are two approaches that can be taken in designing the control logic: 1) hardwired control, and 2) microcoded control.

A hardwired controller is a state machine with flip flops to maintain state information and combinational logic at the inputs and outputs. Control outputs are generated for each state by the combinational output logic. The input logic combines the input bits with the present state bits to determine the next state. State transitions, and their corresponding control outputs, are synchronized by a system clock.

A microcode controller consists of a microprogram in a control store memory (usually ROM) that is executed by a simple microprogram address sequencer. The microprogram is composed of microwords, which are simply the data bits in each memory location. Each microword can perform one or more microinstructions, which comprise each of the P8 instructions. As each microprogram step is addressed, the data bits of the microword for that step are asserted. They are connected to a pipeline register (flip flops) where they are synchronized with the system clock. The synchronized outputs of the pipeline register are used to control the datapath and are called control bits.

Each type of controller has advantages and disadvantages (Heuring & Jordan, 1997, p. 244):

- <u>Speed</u>: Hardwired control is much faster. It has a latency of just a few gate delays, considerably less than microcoded control units, which must perform a memory fetch for each control step.
- <u>Ease of prototyping</u>: The microcode design approach wins here, since it is generally easier to reprogram a memory chip than to rewire logic.
- <u>Flexibility of use</u>: Once again, microcoding is superior when the designer wishes to change instruction sets. This might be desirable for instruction set upgrades or when several instruction sets are to be emulated.

Microprogrammed control was selected for this CPU because it is simpler to implement, and more easily modified than hardwired control. It is slower than hardwired control, but that is not a serious disadvantage for the P8 CPU.

Control Store Configuration

Thirty-one control signals are required to operate the P8 CPU. Because industry-standard PROMs are 8 bits wide, four of them are used to create the control store with a 32-bit microword. This leaves one control bit (C_{29}) unused. The control store PROMS need 12 address bits. Eight are used by the opcode of the instruction to be executed, three are needed to address the individual microwords (up to 8) that comprise each instruction, and one bit is used to determine the action of conditional instructions. The 2732 (4K X 8) PROM would have been ideal for this application, but none were available. The 2764 (8K X 8) PROM was substituted. The most significant address bits of the 2764 PROMs are disabled by grounding them. These PROMs are not used very efficiently for this application, but at the board level, the amount of wasted silicon area is not important.

Each P8 instruction is assigned a block of 16 consecutive addresses within the control store. See Figure 4.5 for a block diagram of how the control store is addressed. Each instruction's block is selected with its 8-bit opcode, which is connected to the eight most significant control store address bits. Address bit 3 is connected via some enabling logic in PAL 3 to the condition bit register (Z).

This divides the instruction's control store block into two subblocks of eight addresses each. Most instructions use only the first sub-block $(A_3 = 0)$. Conditional instructions, however, have microwords coded into both sub-blocks. The value of the condition bit, and, therefore, A_3 , determines which set of microwords will be executed. This allows the same instruction to execute differently for each value in Z. The three least significant control store address bits are connected to a binary counter called the microinstruction pointer (MIP). This counter sequences through each of the microwords that contain microinstructions required to execute the instruction in IR.

Figure 4.6 shows the control store code that implements the "Jump If Not Zero" Instruction. The 5-bit operation and 3-bit addressing mode fields of the 8-bit opcode (28h) are combined with the condition bit (Z) and the 3-bit MIP output to form the 12-bit control store address. If the condition bit is not set (Z = 0) the jump is executed. It takes three microwords, which encode a total of eight microinstructions, to complete. If Z = 1, the jump is not executed, and the only microinstruction necessary is to reset IR.

The purpose of each of the 31 control bits is clearly labeled in Figure 4.6. They can be traced to the various registers in the schematic diagram.

The following microinstructions are executed if Z = 0:

Step	Microinstruction	Control Bit(s) Asserted
0	AR < IP Memory Address < AR Assert MEMR	$C_{27}, * C_{14}, C_5$ C_4 C_2
1	DR < Memory Data Memory Address < AR Assert MEMR	C ₂₇ ,* C ₇ C ₄ C ₂
2	IP < DR Reset IR (For FETCH)	C ₂₇ ,* C ₁₃ , C ₆ C ₀

* C_{27} is set during all conditional instructions to enable A_3 . Notice that the first two microwords each contain three microinstructions. The third microword contains two microinstructions, for a total of eight. A new microword is asserted on each cycle of the system clock.




Figure 4.5: Block Diagram of Control Store Addressing

Addres	ss															D)a	ta	1														
		I W	I O R	S P A R E	C O M P A R E	C 0 N D J M P E N	Z L O A D	R L O A D	! R OUT	A L O A D	! A U T	S H L	I N V	0 R	DEC	S U B	A D D	P A S S T H R U	! I P O U T	! SYNC IP LOAD	I P C L K N	O R L O A D	! OR OUT	D R O U T L O A D	! DROUT OUT	D R I N L O A D	! DRIN OUT	A R L O A D	! R O U T	M E W	M E M R	I R L O A D	I R R E S E T
OP ADR Z	<u>MIP</u>	31	L <u>30</u>	29	28	27	26	25	24	23	22	21	20	19	18	<u>17</u>	16	<u>15</u>	14	13	12	<u>11</u>	10	09	08	07	06	05	04	<u>03</u>	02	01	00
00101 000 0	000	0	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
0	001	0	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
0	010	0	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0	1
0	011																																
0	100																																
0	101																																
0	110																																
0	111																																
1	000	0	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	0	1	0	1	0	0	0	1
1	001																																
1	010																																
1	011																																
1	100																																
1	101																																
1	110																																
1	111																																

JNZ Address

Figure 4.6: Control Store Code For "Jump If Not Zero"

For a complete listing of microinstructions and control store code, see Appendix 7.1 and Appendix 7.2.

The schematic diagram of the control store is shown in Figure 4.7.




Figure 4.7: Schematic Diagram of Control Store

4 - 18

Control Store Sequencer

The control store sequencer, or microinstruction pointer (MIP), is a 74LS163. It is a 4-bit counter with a synchronous load, synchronous reset, and positive edge triggering. Its purpose is to step through the consecutive microwords for each P8 instruction that executes. Only three of its four bits are used, because no instruction has more than eight microwords. The three least significant outputs of the MIP are connected to the three least significant address bits of the control store PROMs.

The count enables of the MIP are permanently set to count on each positive clock edge. When clocked while the system reset is asserted, the count operation is overridden and the MIP is reset to zero. This allows it to address the first microword of the FETCH operation after the reset is released. On the last microinstruction of FETCH or any P8 instruction, the load enable is asserted, which overrides the count enables and loads the MIP with zero on the next clock pulse.

Control Signal Timing

When the control store's address inputs change in order to execute a different microword, all of the control store's data bits change. It is important that these bits settle to the correct logic level before they are allowed to affect the datapath. To ensure this happens, the P8 has a 2-phase system clock. The MIP is connected to phase 1 (CLK1). The pipeline register (PAL 1 and PAL 3), and datapath are connected to phase 2 (CLK2).

When CLK1 goes from low to high, the MIP increments to the next The control bits of that microword are asserted, but microword. no registers in the datapath change states until the rising edge of CLK2. Enough time elapses between the rising edge of CLK1 and the rising edge of CLK2 to allow the outputs of the control store to stabilize before they are acted upon. This is necessary because the control bits do not all assert simultaneously. Most of them are connected to the inputs of positive edge triggered flip flops in PAL 1 and PAL 3 until CLK2, which is also connected to PAL 1 and PAL 3, clocks. When CLK2 asserts, all of the register-clocking control bits are allowed through the pipeline register simultaneously so that all of the registers in the datapath change states together. Figure 4.8 shows PAL 1 and PAL 3, along with the logic equation of each output.

Not all control bits must wait for CLK2. Some of them enable registers that are clocked directly by CLK2. These registers do not respond to the control inputs until the rising edge of CLK2, so the control bits must go directly to the registers and be stable before CLK2 arrives. Other control bits do not operate on registers at all. The control bits that determine the operation to be performed by the ALU are examples. The ALU control bits go to PAL 2, which is a custom encoder that asserts the correct select and mode bits of the ALU. PAL 2 is also shown in Figure 4.8.




Figure 4.8: PAL 1, PAL 2 and PAL 3

After a system reset, the MIP contains 0h and IR contains 00h. This will execute the first microinstruction of FETCH during the next CLK2. To ensure that CLK2 is the first clock pulse after a system reset, a D flip flop is used as a reset synchronizer. See Figure 4.9.




Figure 4.9: Reset Synchronizer

5.0 Operation

5.1 The Instruction Cycle

The CPU executes instructions that are stored in memory. The process of retrieving instructions and executing them is called the instruction cycle. Because it is comprised of a fetch operation and an execute operation, it is often called the fetchexecute cycle.

The following steps are performed:

- 1. Fetch an opcode from memory.
- 2. Decode the opcode to identify the instruction.
- 3. Read the required operand(s) from memory.
- 4. Execute the instruction.
- 5. Return to Step 1.

Steps 1 and 2 are part of the fetch cycle, while steps 3, and 4 comprise the execution cycle. Steps 1, 2, and 4 are always performed, but it is not always necessary to retrieve additional operands from memory (Step 3).

5.2 Step-By-Step Example of Instruction Execution

Examining the complete instruction cycle for one instruction illustrates the operation of the P8 CPU. Assume the following conditions:

- C The instruction pointer (IP) contains 07h
- C The A register, or accumulator (A) contains 13h
- C Memory address 07h contains 68h (op code for "Subtract Direct From A")
- C Memory address 08h contains 1Ah
- C Memory address 1Ah contains 11h

The P8 instruction SUB 1Ah means "Subtract the data in memory location 1Ah from the A register and place the results in the A register". It has the opcode 68h. The second byte of the instruction (1Ah in this case) is the address where the operand will be found. The following pages describe the execution of this instruction.

Fetch Cycle

The first part of the instruction cycle fetches the opcode from memory, places it in the instruction register, and decodes it.

At the beginning of the fetch operation IR contains a 00h and MIP holds a 0h. This sets the control store's address to 000h. The CPU is ready to proceed with Step 1 of the fetch operation.

Step 1

The control bits in CS address 000h trigger the following datapath events:

<u>Event</u>	<u>Control Bits</u>
AR < IP	!IP_OUT, AR_LOAD
External Address Bus < AR	!AR_OUT
Assert MEMR	MEMR

The output of IP is enabled and the 07h in IP is placed on the inputs of AR. On CLK2, 07h is loaded into AR. The output of AR is enabled and 07h is placed on the external address bus. MEMR is asserted. See Figure 5.1. MIP increments the CS address to 001h on CLK1.

Step 2

The control bits in CS address 001h trigger the following datapath events:

<u>Event</u>

Control Bits

External Address Bus < AR	!AR OUT
Assert MEMR	MEMR
DR < Op Code	DR(IN) LOAD
IP < IP + 1	IP CLK EN

The output of AR continues to be enabled and 07h remains on the external address bus. MEMR remains asserted. On CLK2, the 68h, which was in memory location 07h, is loaded into DR. IP is incremented to 08h. See Figure 5.2. MIP increments the CS address to 002h on CLK1.

Step 3

The control bits in CS address 002h trigger the following datapath events:

<u>Event</u>	<u>Control Bits</u>	<u>-</u>
IR <dr< td=""><td>!DR(IN)_OUT,</td><td>IR_LOAD</td></dr<>	!DR(IN)_OUT,	IR_LOAD

The output of DR is enabled and 68h is placed on the internal bus (IB). On CLK2, the 68h is loaded into IR, and "O" is placed on the active-low LOAD input of MIP. See Figure 5.3. MIP loads 0h and the CS address goes to 680h on CLK1. The instruction is "decoded" when the op code in IR is placed on the address bus of CS.

Fetch Cycle Step 1

(AR <-- IP; External Address Bus <-- AR; Assert MEMR)




Figure 5.1: Instruction Cycle (Fetch 1) for SUB 1Ah

Fetch Cycle Step 2

(External Address Bus <-- AR; Assert MEMR; DR <-- Op Code; IP <--IP + 1)




Figure 5.2: Instruction Cycle (Fetch 2) for SUB 1Ah

(IR <-- DR)




Figure 5.3: Instruction Cycle (Fetch 3) for SUB 1Ah

Execute Cycle

The remaining steps of the instruction cycle retrieve the operand from memory, execute the ALU operation, and store the result back in the accumulator. In this instruction, the next byte after the op code contains the memory address where the data are located. Two memory accesses are, therefore, required -- once to get the address, and a second time to get the data.

Step 1

The control bits in CS address 680h trigger the following datapath events:

<u>Event</u>	<u>Control Bits</u>
AR < IP	!IP_OUT, AR_LOAD
External Address Bus < AR	!AR_OUT
Assert MEMR	MEMR

The output of IP is enabled and the 08h in IP is placed on the inputs of AR. On CLK2, 08h is loaded into AR. The output of AR is enabled and 08h is placed on the external address bus. MEMR is asserted. See Figure 5.4. MIP increments the CS address to 681h on CLK1.

Step 2

The control bits in CS address 681h trigger the following datapath events:

Event

Control Bits

External Address Bus <-- AR</th>!AR_OUTAssert MEMRMEMRDR <-- Byte # 2 (Address of Data)</td>DR(IN)_LOADIP <-- IP + 1</td>IP_CLK_EN

The output of AR continues to be enabled and 08h remains on the external address bus. MEMR remains asserted. On CLK2, the 1Ah, which was in memory location 08h, is loaded into DR. IP is incremented to 09h. See Figure 5.5. MIP increments the CS address to 682h on CLK1.

<u>Step 3</u>

The control bits in CS address 682h trigger the following datapath events:

Event	<u>Control Bits</u>
OR <dr< td=""><td>!DR(IN)_OUT, OR_LOAD</td></dr<>	!DR(IN)_OUT, OR_LOAD

The output of DR is enabled and 1Ah is placed on the internal bus (IB). On CLK2, the 1Ah is loaded into the operand register (OR). See Figure 5.6. MIP increments the CS address to 683h on CLK1.

Execute Cycle Step 1

(AR <-- IP; External Address Bus <-- AR; Assert MEMR)




Figure 5.4: Instruction Cycle (Execute 1) for SUB 1Ah

Execute Cycle Step 2

(External Address Bus <-- AR; Assert MEMR; DR <-- Byte # 2; IP <-- IP + 1)





Figure 5.5: Instruction Cycle (Execute 2) for SUB 1Ah






Figure 5.6: Instruction Cycle (Execute 3) for SUB 1Ah

<u>Step 4</u>

The control bits in CS address 683h trigger the following datapath events:

<u>Event</u>	<u>Control Bits</u>
AR < OR	!OR_OUT, AR_LOAD
External Address Bus < AR	!AR_OUT
Assert MEMR	MEMR

The output of OR is enabled and the 1Ah in OR is placed on the inputs of AR. On CLK2, 1Ah is loaded into AR. The output of AR is enabled and 1Ah is placed on the external address bus. MEMR is asserted. See Figure 5.7. MIP increments the CS address to 684h on CLK1.

Step 5

The control bits in CS address 684h trigger the following datapath events:

EventControl BitsExternal Address Bus <-- AR</td>!AR_OUTAssert MEMRMEMRDR <-- Operand</td>DR (IN) LOAD

The output of AR continues to be enabled and 1Ah remains on the external address bus. MEMR remains asserted. On CLK2, the 11h, which was in memory location 1Ah, is loaded into DR. See Figure 5.8. MIP increments the CS address to 685h on CLK1.

<u>Step 6</u>

The control bits in CS address 685h trigger the following datapath events:

Event	<u>Control Bits</u>
ALU(B) < DR	!DR(IN) OUT
ALU(A) < A	Always Present
ALU(F) < ALU(A) - ALU(B)	SUB
A < ALU(F)	A LOAD
IR < 00h (FETCH)	IR_RESET

The output of DR is enabled and 11h is placed on the internal bus (IB) and the B input of the ALU. The contents of the accumulator are always present on the A input of the ALU. PAL 2 uses control bit 17 (SUB) to encode the four select bits, mode bit, and carry in bit of the ALU to perform a subtract operation. The results are immediately available on the F output of the ALU. On CLK2 the accumulator is loaded with the results of the subtraction. Control bit 0 (IR_RESET), which is "1", is inverted and latched

by PAL 3. The resulting "0" is forwarded, through PAL 2, to the active-low CLR input of the instruction register (IR). This resets IR to 00h (opcode for FETCH). PAL 3 simultaneously latches a "0" on the active-low LOAD of the microinstruction pointer (MIP). See Figure 5.9. Because MIP resets synchronously, nothing happens until CLK1, when MIP is loaded with a 0h. This addresses the first microinstruction of FETCH at CS address 000h and the instruction cycle repeats.

Execute Cycle Step 4

(AR <-- OR; External address bus <-- AR; Assert MEMR)




Figure 5.7: Instruction Cycle (Execute 4) for SUB 1Ah

Execute Cycle Step 5

(External Address Bus <-- AR; Assert MEMR; DR <-- Operand)




Figure 5.8: Instruction Cycle (Execute 5) for SUB 1Ah

Execute Cycle Step 6




Figure 5.9: Instruction Cycle (Execute 6) for SUB 1Ah

6.0 References

- Carter, J. W. (1997). Digital designing with programmable logic devices. Upper Saddle River, NJ: Prentice Hall.
- Comer, D. J. (1990). Digital logic and state machine design. Philadelphia: Saunders.
- Haskell, R. E. (1993). Introduction to computer engineering: logic design and the 8086 microprocessor. Engle Cliffs, NJ: Prentice Hall.
- Hayes, J. P. (1988). Computer architecture and organization. New York: McGraw-Hill.
- Hennessy, J. L., & Patterson, D. A. (1990). Computer architecture: a quantitative approach. San Mateo, CA: Kaufmann.
- Heuring, V.P., & Jordan, H. F. (1997). Computer systems design and architecture. Menlo Park, CA: Addison-Wesley.
- Karalis, E. (1997). Digital design principles and computer architecture. Upper Saddle River, NJ: Prentice Hall.
- Lynn, D. (1996, Winter Semester). University of Idaho Engineering Outreach course: EE 441 computer organization. [Video]. Moscow, ID.
- McCalla, T. R. (1992). Digital logic and computer design. New York: Merrill.
- Miller, M. A. (1997). Digital devices and systems. Albany, NY: Delmar.
- Pappas, N. L. (1994). Digital design. Minneapolis/St. Paul: West.
- Streib, W. J. (1997). Digital circuits. Tinley Park, IL: Goodheart-Wilcox.

- Thompson, A. W. (1995). Understanding microprocessors: a practical approach. Albany, NY: Delmar.
- (1993). Programmable logic devices databook and design guide. Santa Clara, CA: National Semiconductor Corporation.
- (1992). FAST and LS TTL data. Phoenix, Az: Motorola, Incorporated.
- (1990). Memory. Mt. Prospect, IL: Intel Literature Sales.
- (1983). PAL handbook. Santa Clara, CA: Monolithic Memories, Incorporated.
- (1983). CUPL pld/fpga language compiler. Deerfield Beach, FL: Logical Devices, Incorporated.
- (1978). Logic -- TTL data manual. Sunnyvale, CA: Signetics Corporation.

7.0 Appendixes

Appendix	7.1:	Comprehensive Description of MP8 CPU Instruction Set	7.1-1
Appendix	7.2:	Microprogram Listing	7.2-1
Appendix	7.3:	PAL Listings	7.3-1
Appendix	7.4:	Schematic Diagrams	7.4-1
Appendix	7.5:	Assembly Drawings	7.5-1


7.1 Appendix: Comprehensive Description of P8 CPU Instruction Set

7.2 Appendix: Microprogram Listing


7.3 Appendix: PAL Listings


7.4 Appendix: Schematic Diagrams

7.5 Appendix: Assembly Drawings



VEN





```
Name
                      PAL 1
  Designer
                      Rex N. Fisher;
  Assembly
                      P8 8-Bit CPU;
  /* Target Device & Mode */
       /* G16V8 */
             /*
                                                        DIP Pin Count: 20
                  16V8 Architecture
                  Mnemonic: G16V8
                                                          Total Product Terms: 64
             */
       /* Medium Synchronous (Registered) Mode */
             /*
                   Input only
                                     Output only
                                                        Input/Output
                   _____
                                     _____
                                                        _____
                   2, 3, 4,
                                                        12, 13, 14,
                   5, 6, 7,
                                                        15, 16, 17,
                   8, 9
                                                        18, 19
                  Pin 1 = Common Clock
                  Pin 11 = Common Output Enable
             */
       Device G16V8MS; /* Designates G16V8 in Registered Mode */
  /* Define Logic Operators */
       /* AND = & */
       /* OR = # */
/* NOT = ! */
  /* Define Output Pins */
       pin 18 = ar_clk; /* address register clock input */
       pin 17 = dri_clk; /* data register (in) clock input */
       pin 16 = dro_clk; /* data register (out) clock input */
       pin 15 = or_clk; /* operand register clock input */
pin 14 = a_clk; /* a register clock */
pin 13 = r_clk; /* r register clock */
pin 12 = z_clk; /* z (zero status) register clock */
/* Define Input Pins */
       pin 1 = clk2;
                                  /* phase 2 of clock */
                                 /* external reset */
       pin 2 = reset;
                                 /* control store bit 5 */
       pin 3 = c5;
                                 /* control store bit 7 */
       pin 4 = c7;
                             /* control store bit / */
/* control store bit 9 */
/* control store bit 11 */
/* control store bit 26 */
/* control store bit 23 */
/* control store bit 25 */
/* output enable -- ground this pin */
       pin 5 = c9;
       pin 6 = c11;
       pin 7 = c26;
pin 8 = c23;
       pin 9 = c25;
       pin 11 = !oe;
```

```
7.3 - 2
```

```
/* Boolean Equations */
```

```
ar_clk.d = c5 & reset;
dri_clk.d = c7;
dro_clk.d = c9;
or_clk.d = c11;
a_clk.d = c23;
r_clk.d = c25;
z_clk.d = c26;
```

```
PAL 1
4.2a Serial# MD-22410301
CUPLPLD
       g16v8ms Library DLIB-h-82-11
Fri Mar 28 13:00:50 1997
Device
Created
       PAL 1
Name
Designer
       Rex N. Fisher
Expanded Product Terms
a_clk.d =>
 c23
ar_clk.d =>
 c5 & reset
dri_clk.d =>
 c7
dro_clk.d =>
 с9
or clk.d =>
 c11
r_clk.d =>
 c25
z clk.d =>
 c26
```

===	Symbol Table														
===	======	====		-			========		=						
	Pin Variable Pterms Max Min Pol Name Ext Pin Type Used Pterms Level														
	a_clk a_clk ar_cl		đ	14 14 18	V X V	- 1 -	- 8 -	- 4 -							
	ar_cl		d	18	x	1	8	4							
	c5			3	v	-	-	-							
	c7			4	v	-	-	-							
	c9			5	v	-	-	-							
	c11			6	v	-	-	-							
	c23			8 9	V	-	-	-							
	c25 c26			9 7	v v	_	_	-							
	clk2			1	v	_	_	-							
	dri c	ነኈ		17	v	_	_	_							
	dri c		d	17	x	1	8	4							
	dro_c		<u> </u>	16	v	_	-	-							
	dro c		d	16	x	1	8	4							
!	oe			11	v	-	_	-							
	or_cl	k		15	v	-	-	-							
	or_cl	k	d	15	х	1	8	4							
	r_clk			13	v	-	-	-							
	r_clk		d	13	х	1	8	4							
	reset			2	v	-	-	-							
	z_clk			12	v	-	-	-							
	z_clk		d	12	х	1	8	4							
LEG	END	I: U:	default variable intermediate vari undefined function	iable	N: node		: exten								

Syn 02192 x Ac0 02193 -

Pin #19 02048 Pol x 02120 Ac1 -00000 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00032 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00064 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00096 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00128 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00160 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00192 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00224 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #18 02049 Pol - 02121 Ac1 x 00256 x---x-----00288 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00320 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00352 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00384 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00416 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00448 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00480 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #17 02050 Pol - 02122 Ac1 x 00512 -----x-----00544 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00576 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00608 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00672 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00704 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #16 02051 Pol - 02123 Ac1 x 00800 xxxxxxxxxxxxxxxxxxxxxxxxxxxx 00832 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00864 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00896 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00928 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00960 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00992 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #15 02052 Pol - 02124 Ac1 x 01056 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01088 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01120 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01152 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01184 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01216 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01248 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #14 02053 Pol - 02125 Ac1 x 01280 -----x-----01312 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01344 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01376 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01408 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01440 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01472 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01504 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #13 02054 Pol - 02126 Ac1 x

01536 -----x---01568 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01600 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01632 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01664 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01696 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01728 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01760 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #12 02055 Pol - 02127 Acl x 01824 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01856 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01888 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01920 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01952 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01984 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 02016 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

LEGEND X : fuse not blown - : fuse blown

Chip Diagram

reset c5 c7 c9	x x x x x	1 2 3 4 5 6	PAL	1		x x	Vcc ar_clk dri_clk dro_clk or_clk
		-					_
	x x	7 8			14 13		a_clk r clk
	x	9			12	x	z_clk
GND	x	10			11	x	!oe

```
PAL 2
Name
Designer
                 Rex N. Fisher;
Assembly
                 P8 8-Bit CPU;
 /* Target Device & Mode */
     /* G16V8 */
          /*
              16V8 Architecture
                                            DIP Pin Count: 20
              Mnemonic: G16V8
                                              Total Product Terms: 64
          * /
     /* Simple (Small) Mode */
          /*
              Input only
                             Output only
                                            Input/Output
                             _____
              _____
                                             _____
              1, 2, 3,
                              15, 16
                                            12, 13, 14,
                                             17, 18, 19
              4, 5, 6,
              7, 8, 9,
              11
          */
     Device G16V8S; /* Designates G16V8 in Simple Mode */
 /* Define Logic Operators */
     /* AND = & */
     /* OR = # */
     /* NOT = ! */
 /* Define Output Pins */
                          /* alu "mode" input */
/* alu "s0" input */
     pin 19 = mode;
     pin 18 = sel_0;
                          /* alu "s1" input */
     pin 17 = sel_1;
                          /* alu "s2" input */
     pin 16 = sel 2;
                         /* alu "s3" input */
     pin 15 = sel_3;
                         /* alu "cn" input */
     pin 14 = cry_in;
                         /* clear input for instruction register */
     pin 13 = ir_clr;
/* Define Input Pins */
     pin 1 = c15;
                          /* control store bit 15 (pass_thru) */
                          /* control store bit 16 (add) */
     pin 2 = c16;
                         /* control store bit 17 (sub) */
     pin 3 = c17;
                         /* control store bit 18 (dec) */
     pin 4 = c18;
                         /* control store bit 19 (or) */
     pin 5 = c19;
                         /* control store bit 20 (inv) */
     pin 6 = c20;
     pin 7 = c21;
                          /* control store bit 21 (shl) */
     pin 8 = c28;  /* control store bit 28 (compare) */
pin 9 = ir_reset;  /* latched inv cs bit 0, input from PAL 3 */
     pin 11 = sys_reset_bar; /* external system reset */
```

```
/* Boolean Equations */
```

```
mode = c15 # c19 # c20;
sel_0 = c16 # c18 # c20;
sel_1 = c15 # c17 # c18 # c19 # c28;
sel_2 = c17 # c18 # c19 # c20 # c21 # c28;
sel_3 = c15 # c16 # c18 # c19 # c21;
cry_in = !c17;
ir_clr = ir_reset & sys_reset_bar;
```

PAL 2 4.2a Serial# MD-22410301 CUPLPLD g16v8s Library DLIB-h-82-9 Thu Mar 27 17:27:27 1997 Device Created PAL 2 Name Rex N. Fisher Designer _____ Expanded Product Terms _____ cry_in => !c17 ir_clr => ir_reset & sys_reset_bar mode => c20 # c19 # c15 sel_0 => c20 # c18 # c16 sel_1 => c28 # c19 # c18 # c17 # c15 sel_2 => c28 # c21 # c20 # c19 # c18 # c17 sel_3 => c21 # c19 # c18 # c16 # c15

Symbol Table														
	Symbol Table													
===:		====================		========		=======								
Pin	Variable				Pterms	Max	Min							
Pol	Name	Ext	Pin	Type	Used	Pterms	Level							
	c15		1	v	_	_	_							
	c16		2	v	_	_	-							
	c17		3	v	-	_	-							
	c18		4	v	-	-	_							
	c19		5	v	-	-	-							
	c20		6	v	-	-	-							
	c21		7	v	-	-	-							
	c28		8	v	-	-	-							
	cry_in		14	v	1	8	4							
	ir_clr		13	v	1	8	4							
	ir_reset		9	v	-	-	-							
	mode		19	v	3 3	8	4							
	sel_0		18	v	3	8	4							
	sel_1		17	v	5	8	4							
	sel_2		16	v	6	8	4							
	sel_3		15	v	5	8	4							
	sys_reset	_bar	11	v	-	-	-							
LEGI	END D:	default variable		F : fie	Ld G	: group	,							
	I:	intermediate vari	able	N: node			ded node							
	U : T :	undefined		V : var:		: exten	ded variable							

Syn 02192 - Ac0 02193 x

Pin #19 02048 Pol - 02120 Ac1 x	
00000 xx	-
00032xx	-
00064x	•
00096 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
00128 ************************************	
00160 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
00192 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	-
00224 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
Pin #18 02049 Pol - 02121 Ac1 x	-
00256xx	•
00288x	•
00320 x	•
00352 xxxxxxxxxxxxxxxxxxxxxxxxxxx	2
00384 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	2
00416 xxxxxxxxxxxxxxxxxxxxxxxxxxxx	2
00448 xxxxxxxxxxxxxxxxxxxxxxxxxxxx	2
00480 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	2
Pin #17 02050 Pol - 02122 Ac1 x	
00512xx	•
00544xx	•
00576x	•
00608x	•
00640x	•
00672 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	2
00704 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
00736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
Pin #16 02051 Pol - 02123 Ac1 x	
00768xx	-
00800xxx	•
00832xx	•
00864xx	•
00896x	-
00928x	-
00960 xxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
00992 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
Pin #15 02052 Pol - 02124 Ac1 x	
01024xx	•
01056xx	-
01088x	-
01120 x	-
01152x	-
01184 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Σ
01216 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
01248 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Σ
Pin #14 02053 Pol - 02125 Ac1 x	
01280x	-
01312 xxxxxxxxxxxxxxxxxxxxxxxxxxxx	Σ
01344 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
01376 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	c
01408 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Σ
01440 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
01472 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
01504 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	
Pin #13 02054 Pol - 02126 Acl x	

01536 -----x-x-01568 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01600 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01632 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01664 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01696 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01728 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01760 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #12 02055 Pol x 02127 Ac1 -01824 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01856 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01888 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01920 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01952 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01984 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 02016 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

LEGEND X : fuse not blown - : fuse blown

Chip Diagram

c15 x c16 x c17 x c18 x c19 x c20 x c21 x	1 2 3 4 5 6 7	PAL	2	20 19 18 17 16 15 14	x x x x	Vcc mode sel_0 sel_1 sel_2 sel_3 cry_in
c20 x	6			15	x	sel_3
	-					
c28 x ir reset x	8 9			13 12		ir_clr
GND x	10			11	x	sys_reset_bar

```
Name
                      PAL 3
 Designer
                      Rex N. Fisher;
 Assembly
                      P8 8-Bit CPU;
 /* Target Device & Mode */
      /* G16V8 */
             /*
                                                         DIP Pin Count: 20
                  16V8 Architecture
                  Mnemonic: G16V8
                                                            Total Product Terms: 64
             * /
      /* Medium Synchronous (Registered) Mode */
             /*
                  Input only
                                      Output only
                                                          Input/Output
                   _____
                                      _____
                                                          _____
                  2, 3, 4,
                                                          12, 13, 14,
                  5, 6, 7,
                                                          15, 16, 17,
                  8, 9
                                                          18, 19
                  Pin 1 = Common Clock
                  Pin 11 = Common Output Enable
             */
      Device G16V8MS; /* Designates G16V8 in Registered Mode */
 /* Define Logic Operators */
       /* AND = & */
      /* OR = # */
      /* NOT = ! */
 /* Define Output Pins */
      pin 19 = ir_clk;  /* load instruction register (ir) */
pin 18 = ir_reset;  /* latched cs bit 0, input for PAL 2 */
      pin 17 = zero_branch; /* branch address bit (a4) for jnz & jz */
                                     /* ar register output enable */
      pin 16 = addr_out;
      pin 15 = mip_load_en; /* enable (sync) parallel load of mip */
      pin 14 = memw; /* memory write bit */
pin 13 = iow; /* i/o write bit */
pin 12 = data_out; /* dr (out) register output enable */
/* Define Input Pins */
      pin 1 = clk2;
                                     /* phase 2 of clock */
                                     /* control store bit 0 (ir_reset) */
      pin 2 = c0;
                                     /* control store bit 1 (ir_load) */
      pin 3 = c1;
                                     /* control store bit 4 (!ar_out) */
      pin 4 = c4;
      pin 4 = C4; /* control store bit 4 (!ar_out) */
pin 5 = c27; /* control store bit 27 (cond_jmp_en) */
pin 6 = latched_zero; /* output from z register */
pin 7 = c8; /* control store bit 8 (!drout_out) */
pin 8 = c3; /* control store bit 3 (memw_en) */
pin 9 = c31; /* control store bit 31 (iow_en) */
pin 11 = !oe; /* output enable -- ground this pin */
```

7.3 - 14

```
/* Boolean Equations */
```

```
ir_clk.d = c1;
ir_reset.d = !c0;
zero_branch = latched_zero & c27;
addr_out.d = c4;
mip_load_en.d = !c0 & !c1 # c0 & c1;
memw.d = c3;
iow.d = c31;
data_out.d = c8;
```

```
PAL 3
4.2a Serial# MD-22410301
CUPLPLD
        g16v8ms Library DLIB-h-82-11
Thu Mar 27 17:28:41 1997
Device
Created
        PAL 3
Name
Designer
        Rex N. Fisher
Expanded Product Terms
_____
addr_out.d =>
  c4
data_out.d =>
  с8
iow.d =>
  c31
ir_clk.d =>
  c1
ir reset.d =>
  !c0
memw.d =>
 с3
mip_load_en.d =>
 !c0 & !c1
 # c0 & c1
zero_branch =>
  c27 & latched_zero
zero_branch.oe =>
  1
```

Symbol Table

Pin Pol 	Variable Name	Ext 	Pin 	Ту <u>г</u> 		erms sed	Ma Pte		Min Level
	addr_out		16	v		-	-		-
	addr_out	d	16	х		1	8	}	4
	c0		2	v		-	-	•	-
	c1		3	v		-	-		-
	c3		8	v		-	-	•	-
	c4		4	v		-	-	•	-
	c8		7	v		-	-	•	-
	c27		5	v		-	-	•	-
	c31		9	v		-	-	•	-
	clk2		1	v		-	-		-
	data_out		12	v		-	-	•	-
	data_out	d	12	х		1	8	}	4
	iow		13	v		-	-	•	-
	iow	d	13	х		1	8	3	4
	ir_clk		19	v		-	-	•	-
	ir_clk	d	19	х		1	8	3	4
	ir reset		18	v		-	-		-
	ir_reset	d	18	х		1	8	3	4
	latched zero		6	v		-	-		-
	memw		14	v		-	-		-
	memw	d	14	х		1	8	}	4
	mip_load_en		15	v		-	-		-
	mip_load_en	d	15	х		2	8	3	4
!	oe		11	v		-	-		-
	zero_branch		17	v		1	7	,	4
	zero_branch	oe	17	D		1	1	-	0
LEG		ate vari		N:	field node variabl	м	: e		ed node ed variable


Syn 02192 x Ac0 02193 -

Pin #19 02048 Pol - 02120 Ac1 x 00000 ----x-----00032 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00064 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00096 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00128 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00160 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00192 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00224 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #18 02049 Pol - 02121 Ac1 x 00256 -x-----00288 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00320 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00352 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00384 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00416 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00448 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00480 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #17 02050 Pol - 02122 Ac1 -00512 -----00576 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00608 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00672 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00704 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00736 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #16 02051 Pol - 02123 Ac1 x 00768 -----x------00800 xxxxxxxxxxxxxxxxxxxxxxxxxxxx 00832 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00864 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00896 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00928 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00960 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 00992 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #15 02052 Pol - 02124 Ac1 x 01024 -x---x------01056 x---x-----01088 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01120 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01152 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01184 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01216 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01248 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #14 02053 Pol - 02125 Ac1 x 01280 -----x-----01344 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01376 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01408 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01440 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01472 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01504 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #13 02054 Pol - 02126 Ac1 x

01536 -----x---01568 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01600 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01632 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01664 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01696 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01728 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01760 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx Pin #12 02055 Pol - 02127 Acl x 01824 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01856 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01888 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01920 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01952 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 01984 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 02016 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

LEGEND X : fuse not blown - : fuse blown

Chip Diagram



The control store is composed of four 2764 PROMs. Only 12 of the 13 address bits are used. PROMs with only 12 address bits would have worked, but none were available for this project. Four PROMs provide a total of 32 data bits that can be used to control the CPU. Only 31 control bits are required by the P8.

Each control store address is 12 bits long. The eight most significant bits $(A_{11} - A_4)$ are set by the instruction register IR), which contains the 8-bit opcode of the instruction being executed. The opcode of each instruction specifies a block of 16 addresses within the control store where the microwords for its execution are located.

The four least significant bits $(A_3 - A_0)$ select the individual microwords required by the opcode in the instruction register. The microinstruction pointer (MIP) is a binary counter that drives address bits A_2 , A_1 , and A_0 . This allows each instruction to have as many as eight microwords. Address bit A_3 is used only by the conditional jumps. The decision on whether to execute the conditional jump depends on the state of A_3 .

See Figure 7.2.1 for a block diagram that shows how the control bits are addressed.

The microprogram contained in the control store is listed in this appendix. Each page shows an MP8 instruction, the addresses of its microwords, and the control bits that comprise the microinstructions. The addresses are divided into four fields:

- OP: This is the 5-bit operation code that identifies each of the MP8 instruction types.
- ADR: This is the 3-bit code that identifies the addressing mode and register used by each instruction. There are as many as five different codes for each instruction type identified by OP.

The OP and ADR fields are combined to form the 8-bit opcode unique to each instruction. See Appendix 7.1.

Z: This is A₃, which is used by conditional jump instructions to determine whether the jump should be executed. It is high during a conditional jump when the condition bit (Zero) is set. It is always low otherwise.

MIP: This is the 3-bit output of the MIP. It sequences through each micro-instruction until it is reset by the last one.




Figure 7.2.1: Block Diagram of Control Store Addressing

FETCH

Address	Data
	Image: Provide the series of the series o
OP ADR Z MIP	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>
00000 000 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 0 1 0 1
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

IN Address

Addre	es	<u>s</u>	Data																															
			I W	I O R	S P A R E	C O M P A R E	COND JMP EN	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	DEC	S U B	A D D	P A S S T H R U	! I P U T	! SYNC IP LOAD	I P C L K N	O R L O A D	! O R O U T	D R O U T L O A D	! DROUT OUT	D R I N L O A D	! DRIN OUT	A R L O A D	! A R U T	M E M W	M E R	I R L O A D	I R E S E T
OP ADR	<u>z</u>	MIP	<u>31</u>	<u>30</u>	<u>29</u>	<u>28</u>	<u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	09	<u>08</u>	<u>07</u>	06	<u>05</u>	<u>04</u>	<u>03</u>	<u>02</u>	<u>01</u>	<u>00</u>
00001 000	0	000	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
	0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	1	0	0	0	1	0	0
	0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0
	0	011	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	0	0	0
	0	100	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	0	0	0
	0	101	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
	0	110																																
	0	111																																
	1	000																																
	1	001																																
	1	010																																
	1	011																																
	1	100																																
	1	101																																
	1	110																																
	1	111																																

IN	Ρ
----	---

Address

Data

				_			s	С О М	C 0 N J M	Z	R	! R	A	! A							P A S	! I P	! Y N C I P	I P C L		! 0 R	R O U	! D R O U T	D R I N	! D R I N	A R	! A R			I R	I R R
				I		I	Ρ	P A	P	L O	L O	0	L O	0	s	I		D	s	A	т н	- 0	L O		L O	0	L O	0	L O	0	L O	0	M E	M E	L O	ES
				0 W				R E	E N	A D	A D	U T	A D	U T	H L	N V	O R	E C	U B	D D	R U	U T	A D	E N	A D	U T	A D	U T	A D	U T	A D	U T	M W	M R	A D	E T
<u>OP</u>	ADR	<u>z</u>	MIP	3	1	30	<u>29</u>	<u>28</u>	<u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	<u>06</u>	<u>05</u>	04	<u>03</u>	<u>02</u>	<u>01</u>	<u>00</u>
00001	100	0	000	0		0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
		0	001	0		1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	0	0	0
		0	010	0		1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	0	0	0
		0	011	0		0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	100																																	
		0	101																																	
		0	110																																	
			111																																	
			000																																	
			001																																	
			010 011																																	
			100																																	
			100																																	
			110																																	
			111																																	

OUT Address

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
00010 000 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 1 0 1
0 011	0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0
0 100	1 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 1 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0
0 101	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

OUT P

Address

Data

OP	ADR	<u>Z</u>	MIP	0 W		R E	P A R E	С 0 Л Л Р Е N 27	Z L O A D	R L O A D	! R O U T <u>24</u>	L O A D	! A U T 22	S Н L 21	1 N V 20	0 R <u>19</u>	D E C <u>18</u>	U B	A D 16	P A S T H R U <u>15</u>	! P U T <u>14</u>	I P L O A D	I P C L K E N 12	0 R L 0 A D	! 0 R 0 U T <u>10</u>	R U T L O A D	! D R O U T O U T 08	D R I N L O A D	! D R I N O U T 06	A R L O A D	! A R U T 04	м Е М W	M E M R 02	1 R L O A D 01	R E S E T
		_		_	_	_	_	_	_	_	_			_	_	_	_	_	_	_			_	_		_		_		_	_	_	_		_
00010	100			0		0	0	0	0	0	0	0	1					0	0		1										1		0	0	0
			001		0	0	0	0	0	0	1	-		0			0	0	0		1		0			1	0	0		1	0	0	0	-	-
			010	1	0	0	0	0	0	0	1	0		0				0	0	0	1		0		1	0	0	0	1	0	0	0	0		0
			011	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	1	0	0	0	0	0	1
			100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
		1	110																																
		1	111																																

JMP Address

Ad	ldre	es	<u>s</u>																[Da	<u>ta</u>														
				I O W	I O R	S P A R E	P A	C 0 N D J M P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	DEC	S U B	A D D	P A S S T H R U	! P O U T	! Y N C I P L O A D	I P C L K E N	O R L O A D	! O R U T	D R O U T L O A D	! D R O U T O U T	D R I N L O A D	! D R I N O U T	A R L O A D	! A R U T	M E M W	M E M R	I R L O A D	I R R E S E T
<u>OP</u>	ADR	<u>z</u>	MIP	<u>31</u>	30	29	28	27	26	25	24	<u>23</u>	<u>22</u>	<u>21</u>	20	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	08	07	06	<u>05</u>	04	<u>03</u>	<u>02</u>	<u>01</u>	<u>00</u>
00100	000	0	000	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0	1
		0	011																																
		0	100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
			110																																
		1	111																																

JMP R

O J Z N I A I S I P C R A I N N I N	Address	Data
00100 011 0 00 0<		Image: Single strain of the
 0 001 0 10 0 11 0 100 1 10 1 10 1 001 1 010 1 010 1 100 1 101 	OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
1 111	0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 100 1 101 1 101 1 110	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

JNZ Address

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
00101 000 0 000	0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 0 1 0 1 0 0 1 0 0 1 0
0 010	0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1 0 1 0
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

JNZ R

Address	Data	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I I R R M M L E E O S M M A E W R D T
OP ADR Z MIP	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04</u>	03 02 01 00
00101 011 0 000	0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0	0 0 0 1
0 001		
0 010		
0 011		
0 100		
0 101		
0 110		
0 111		
1 000	0 0 0 0 1 0 0 1 0 1 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 1 0 1	0 0 0 1
1 001		
1 010		
1 011		
1 100		
1 101		
1 110		
1 111		

JZ Address

Address															0	Dat	ta														
	I I O O W R	R	C O M P A R E	C 0 D J P E N	Z L O A D	R L O A D	! R U T	A L D	! A U T	S H L	I N V	O R	D E C	S U B	A D D	P A S S T H R U	! P O U T	! SYNC IP LOAD	I P C L K N	O R L O A D	! O R O U T	DROUT LOAD	! D R O U T O U T	D R I N L O A D	! D N U T	A R L O A D	! A R U T	M E M W	M E R	I R L O A D	I R R E S E T
OP ADR Z MIP	<u>31</u> 30	<u>29</u>	28	<u>27</u>	<u>26</u>	25	24	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	06	05	04	<u>03</u>	<u>02</u>	01	<u>00</u>
00110 000 0 000	0 0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	0	1	0	1	0	0	0	1
0 001																															
0 010																															
0 011																															
0 100																															
0 101																															
0 110																															
0 111																															
1 000	0 0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
1 001	0 0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
1 010	0 0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0	0	1	0	0	0	1
1 011																															
1 100																															
1 101																															
1 110																															
1 111																															

JΖ	R
----	---

Α	dd	ress	

Ac	ddre	es	<u>s</u>																[Dat	ta														
				I O W	I O R	S P A R E	C O M P A R E	C N D J M P E N	Z L O A D	R L A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	D E C	S U B	A D D	P A S S T H R U	! I P U T	! Y N C I P L O A D	I P C L K E N	O R L O A D	! O R U T		! D R O U T O U T	D R I N L O A D	! D R I N O U T	A R L O A D	! A R U T	M E M W	M E R	I R L D	I R R E S E T
<u>OP</u>	ADR	<u>z</u>	MIP	<u>31</u>	<u>30</u>	<u>29</u>	28	<u>27</u>	26	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	21	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	14	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	09	<u>08</u>	<u>07</u>	06	<u>05</u>	04	<u>03</u>	<u>02</u>	<u>01</u>	<u>00</u>
00000	000	0	000	0	0	0	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	1
		0	001																																
		0	010																																
		0	011																																
		0	100																																
		0	101																																
		0	110																																
		0	111																																
			000	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0	1
			001																																
			010																																
			011																																
			100																																
			101																																
			110 111																																
		-																																	

CMP Address

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
00111 000 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 1 1 0 1 0 0 0 0 0 0
0 011	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 1 0 1 1 0 0 1 0 0 0 0 1 0
0 100	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 1 1 1 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0
0 101	0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 1
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

CMP A

Address	Data
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
OP ADR Z MIP	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>
00111 010 0 000	0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 1 0 0 0 0 1
0 001	
0 010	
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

CMP R

Address Data ! S Y С 0 N D R O U T N ₽ С I D R D R I N D D A S S Р 0 U R I C M P A R E I ! 0 ! А Ι 1 J I P Р 0 R R z C L K R R А А M P S P A R E т R А R N R L O L O L O A D L O A D L O A D L M E M L O A D т L L M E M W 0 U I O R O U T I O W E H R U O U T 0 o 0 0 s I D s А 0 0 0 Е A D N V о E C A D U н U D A U υ υ A A т L R D т R N т в D N т D т D OP ADR Z MIP 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 00111 011 0 000 0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 001 1 010 1 011 1 100 1 101 1 110 1 111

I

R

R

Е

s

Е

т

СМР М

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
00111 100 0 000	0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 1 0 1 1 0 1 0 1 0 1 0 0 0 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 1 0 1 0 0 1 0 0
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 1 0 1 1 0 0 1 0
0 011	0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 1
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

CMP I Data

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
00111 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 0 0 0 1
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

LDA Address

Ad	ldre	es:	<u>s</u>																0	Dat	ta														
				I W	о	S P A R E	C O M P A R E	C N D J M P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	D E C	S U B	D	P A S T H R U	! I P O U T	! YNC IP LOAD	I P C L K E N	O R L O A D	! O R O U T	D R U T L O A D	! D R O U T O U T	D R I N L O A D	! D R I N O U T	A R L O A D	! A C U T	M E M W	M E M R	I R L O A D	I R R S E T
<u>9P</u>	<u>ADR</u>	<u>z</u>	MIP	<u>31</u>	<u>30</u>	29	28	<u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	<u>06</u>	<u>05</u>	<u>04</u>	<u>03</u>	<u>02</u>	01	. 0
01000	000	0	000	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	1	0	0	0	1	0	0
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0
		0	011	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0	100	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0	101	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
		1	110																																
		1	111																																

LDA A

I I A A 0 0 0 0 0 S I D S A H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													ta	Da																		<u>ss</u>	res	ddr	A	_
01000 010 0 000 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	I I R R M L E E O S M A E R D T	E M	A R O U	R L O A	D R I N O U	R I N L O A	D R O U T O U	R U T L A	O R O U	R L O A	P C L K E	S Y N C I P L O A	I P O U	A S T H R	D	U	Е		N	н	A O U	L O A	R O U	L O A	L O A	0 N J M P E	O M P A R	P A R	0	0						
 0 001 0 100 0 101 0 101 0 101 0 110 1 100 1 000 1 001 1 010 	02 01 00	03	04	05	06	07	<u>08</u>	<u>09</u>	<u>10</u>	<u>11</u>	<u>12</u>	<u>13</u>	<u>14</u>	15	16	17	18	19	20	21	22	23	24	<u>25</u>	26	<u>27</u>	<u>28</u>	<u>29</u>	<u>30</u>	<u>31</u>	÷	<u>z mip</u>	<u>R</u> 2	ADI	<u>P</u>	<u>c</u>
1 100 1 101 1 110 1 111	0 0 1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0		0 0011 0 0110 0 1010 0 1010 0 1111 1 0001 1 0101 1 0101 1 0101 1 0101 1 1010 1 1001 1 1011 1 1011		. 010	1000	

LDA R

No. No. <th>Address</th> <th> Data</th>	Address	Data
01000 011 0 00 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0<		N N
 0 001 0 100 0 100 0 100 0 101 0 101 0 110 1 100 1 010 1 010 1 010 1 101 1 100 1 101 1 101 1 101 1 101 1 101 	<u>OP ADR Z MIP</u>	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
	0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 010 1 101 1 100 1 101	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

LDA M

Address

Data

<u>OP</u> <u>A</u> 01000 1	<u>ADR</u>			0 W <u>31</u>	1 0 R <u>30</u> 0	A R E <u>29</u>	P A R E	N	Z L O A D <u>26</u> 0	R L O A D <u>25</u> 0	! R O U T <u>24</u> 0	L O A D <u>23</u>					Е С <u>18</u>	U B <u>17</u>	A D D <u>16</u> 0			I P L O A D <u>13</u>	е N <u>12</u>	L O A D		R O U T L O A D					! R O U T 04		е м R <u>02</u>	I R L O A D 01	R E S E T 00
		0 0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0 0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0 0	011	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0 1	100																																
		0 1	101																																
		0 1																																	
			111																																
		1 (
			001																																
		1 (010																																
		1 (011																																
		1 1	100																																
		1 1	101																																
		1 1	110																																
		1 1	111																																

LDA I Data

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01000 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

LDR Address

Ad	dre	<u>s</u>	<u>s_</u>	_																Dat	ta														
				I W	I O R	Ρ	COMPARE	C 0 N D J M P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	Е	S U B	A D D	P A S S T H R U	! P U T	! SYNC IP LOAD	I P C L K E N	O R L O A D	! O R O U T	DROUT LOAD	! D R O U T O U T	D R I N L O A D	! DRIN OUT	A R L O A D	! A R U T	M E M W	M E M R	I R L D	I R R E S E T
<u>P</u>	ADR	<u>z</u>	MIP	<u>31</u>	<u>30</u>	<u>29</u>	<u>28</u>	<u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	<u>06</u>	<u>05</u>	<u>04</u>	<u>03</u>	<u>02</u>	<u>01</u>	0
01001	000	0	000	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	1	0	0	0	1	0	0
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0
		0	011	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0	100	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0	101	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
		1	110																																
		1	111																																

LDR A

ADR Z MIP A Y X Y X Y X Y X Y X Y X Y X Y X Y Y X Y <th>Address</th> <th> Data</th>	Address	Data
01001 01 0 <th></th> <th>s s</th>		s s
 0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 010 1 011 1 100 1 101 	OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
	0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 100 1 101 1 101 1 110	0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1

LDR R

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01001 011 0 000 0 001 0 010 0 011 0 100 0 101 0 101 1 000 1 011 1 000 1 011 1 100 1 110 1 110 1 111	0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

LDR M

Address

Data

OP	ADR	<u>Z</u>	MIP	0 W	R	P A R	С О М Р А R Е 28	С 0 Л Д Р Е N 27	Z L O A D 26	R L D 25	! R O U T <u>24</u>	L O A D	! A O U T 222	S Н L 21	I N V 20	0 R 19	E C	U B	A D D	PASS THRU 15	! ₽ 0 U T	I P L O A D	I P C L K E N <u>12</u>	R L O A D	! 0 R 0 U T 10	R U T L O A D	R O U T O U T	D R I N L O A D		A R L O A D	! R O U T <u>04</u>	M E M W	M E M R 02	I R L O A D	R E S E T
01001	100	0	000	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0	011	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
		1	110																																
		1	111																																

LDR I Data

Address	Data
	i i
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01001 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 1 1 0 1 0 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 0 1
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

STA Address

<u>Addr</u> ____

Address	Data														
	i i														
OP ADR Z MIP	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>														
01010 000 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0														
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1 1 1 0 0 0 1 0 0														
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 1 0														
0 011	0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 0 0														
0 100	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 0														
0 101	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 0 0 1 0 0 0 1														
0 110															
0 111															
1 000															
1 001															
1 010															
1 011															
1 100															
1 101															
1 110															
1 111															

STA M

Address

Data

OP	ADR	<u>z</u> <u>M</u>	IP	0 W	I O R <u>30</u>	P A R E	С О М Р А R Е 28	С 0 Л Л Р Е N 27	L O A D	R L O A D 25	! R U T 24	L O A D	! A O U T <u>22</u>	S H L 21	I N V 20	0 R <u>19</u>	D E C <u>18</u>	U B	A D D	PASSTHRU 15	! I P U	I P L O A D	E N	0 R L 0 A D <u>11</u>	! 0 R 0 U T <u>10</u>	R U T L O A D	! D R O U T O U T 08	D R I N L O A D	! D R I N U T <u>06</u>	A R L O A D	! R 0 U T 04	M E W 03	M E M R 02	I R L O A D 01	R E S E T
01010	100	0 00	00	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
		0 00	01	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0	1	1	0	0	0	0	0
		0 01	10	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	1	0	0	1	0	0	0
		0 01	11	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	1	0	0	0	0	0	1
		0 10	00																																
		0 10	01																																
		0 11	10																																
		0 11	11																																
		1 00	00																																
		1 00	01																																
		1 01	10																																
		1 01	11																																
		1 10	00																																
		1 10	01																																
		1 11	10																																
		1 11	11																																

STR Address

Address	Data														
	1 1														
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00														
01011 000 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0														
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1 1 1 0 0 0 1 0 0														
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 1 0 1														
0 011	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0 0 0 0														
0 100	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0														
0 101	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 0 1														
0 110															
0 111															
1 000															
1 001															
1 010															
1 011															
1 100															
1 101															
1 110															
1 111															

STR M

Addres	<u>ss</u>	Data																															
		0	I O R	S P A R E	COMPARE	C 0 N D J M P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	D E C	S U B	A D D	PASS THRU	! I P O U T	! YNC IP LOAD	I P C L K N	O R L O A D	! O R O U T	D R O U T L O A D	! D R O U T O U T	D R I N L O A D	! DRIN OUT		! R U T	M E M W	M E R	I R L O A D	I R Reset
OP ADR 2	Z MIP	<u>31</u>	<u>30</u>	<u>29</u>	<u>28</u>	<u>27</u>	<u>26</u>	<u>25</u>	24	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	<u>06</u>	<u>05</u>	<u>04</u>	<u>03</u>	<u>02</u>	<u>01</u>	<u>00</u>
01011 100 (0 000	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
(0 001	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0	1	1	0	0	0	0	0
(0 010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	1	0	0	1	0	0	0
(0 011	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	0	0	1	0	0	0	0	0	1
(0 100																																
(0 101																																
(0 110																																
(0 111																																
1	1 000																																
1	1 001																																
1	1 010																																
1	1 011																																
1	1 100																																
1	1 101																																
1	1 110																																
1	1 111																																

ADD Address

Ad	dre	ess	<u>s</u>																	0	Dat	ta														
				I O W	I O R	1 2 1	S P A R	C O M P A R E	C 0 D J M P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	D E C	S U B	A D D	P A S S T H R U	! P O U T	!SYNC IP LOAD	I P C L K N	O R L O A D	! O R U T	D R O U T L O A D	! D R O U T O U T	DRIN LOAD	! D R I N O U T	A R L O A D	! A R U T	M E M W	M E M R	I R L O A D	I F E S E T
<u>PC</u>	ADR	<u>z</u>	MIP	<u>31</u>	. 3	0 2	29	<u>28</u>	<u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	06	<u>05</u>	04	<u>03</u>	02	<u>01</u>	. 0
01100	000	0	000	0	0	c)	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
		0	001	0	0	c	5	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	1	0	0	0	1	0	C
		0	010	0	0	c	D	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	0	0	1	0	0	0	C
		0	011	0	0	C	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	C
		0	100	0	0	C	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	C
		0	101	0	0	C	D	0	0	0	0	1	1	1	0	0	0	0	0	1	0	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	110																																	
		0	111																																	
		1	000																																	
		1	001																																	
		1	010																																	
		1	011																																	
		1	100																																	
		1	101																																	
		1	110																																	
		1	111																																	

ADD A

Address	Data
	1 1
<u>OP ADR Z MIP</u>	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01100 010 0 000 0 001 0 010 0 011 0 100 0 101 0 110 1 100 1 011 1 000 1 011 1 100 1 111 1 110	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

ADD R

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01100 011 0 000 0 011 0 010 0 011 0 100 1 01 1 000 1 011 1 010 1 011 1 100 1 110 1 110 1 111	0 0 0 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

ADD M

Address	Data														
	I I														
OP ADR Z MIP	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>														
01100 100 0 000	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 1 0														
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 1 1 0 0 1 0 0														
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 1 0 1 1 0 0 0 1 0 0														
0 011	0 0 0 0 0 0 1 1 1 0 0 0 0 1 0 1 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1														
0 100															
0 101															
0 110															
0 111															
1 000															
1 001															
1 010															
1 011															
1 100															
1 101															
1 110															
1 111															

ADD I Data

Address	Data
	i i
<u>OP ADR Z MIP</u>	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>
01100 110 0 000 0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 011 1 100	
1 101 1 110 1 111	

SUB Address

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01101 000 0 000 0 001 0 010 0 011 0 100 1 01 1 000 1 011 1 010 1 011	0 0 0 0 1 0 1 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 1 0 1 1 0 1 1
1 100 1 101 1 110 1 111	

SUB A

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Address	Data
01101 010 0 000 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 001 0 010 0 010 0 101 0 100 0 111 1 000 1 011 1 100 1 101 1 100		Image: Single strain of the
 0 001 0 100 0 100 0 100 0 101 0 101 0 110 1 100 1 010 1 010 1 010 1 101 1 100 1 101 	OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
	0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 010 1 101 1 100 1 101 1 110	0 0 0 0 0 0 1 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0

SUB R

Address	Data														
	i i														
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00														
01101 011 0 000	0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 0 0 1														
0 001															
0 010															
0 011															
0 100															
0 101															
0 110															
0 111															
1 000															
1 001															
1 010															
1 011															
1 100															
1 101															
1 110															
1 111															

SUB M

Address

Data

OP	ADR	<u>z</u>	MIP	0 W		P A R E	С О М Р А R Е 28	С 0 Л Л Р Е N 27	L O A D	R L O A D	! R U T <u>24</u>	L O A D	! A U T <u>22</u>		I N V 20	R	D E C <u>18</u>	U B	A D D	Р А S Т H R U <u>15</u>		I P L O A D	E N	0 R L 0 A D 11	! 0 R 0 U T <u>10</u>	R U T L O A D	! D R O U T O U T 08	D R I N L O A D	! D N O U T 06	R L O A D	! R O U T <u>04</u>	M E M W	М Е М R 02	I R L O A D	R E S E T
01101	100	0	000	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0	011	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	0	0	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
		1	110																																
		1	111																																

SUB I Data

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01101 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 0 1 1 1 0 0 0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

DEC Address

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01110 000 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1 1 1 0 0 0 1 0 1 0 1
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 1 0 1
0 011	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 1 0 1 1 0 0 1 0 0
0 100	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0
0 101	0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0
0 110	0 0 0 0 0 0 1 0 1 0 0 0 1 0 0 1 1 0 0 1 0 1 0 1 0 0 0 0
0 111	0 0 0 0 0 0 1 1 1 0 0 0 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

DEC A

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01110 010 0 000 0 001 0 010 0 011 0 100 1 01 0 110 1 100 1 011 1 000 1 101 1 100 1 110 1 110	0 0 0 0 0 0 0 1 1 1 1 0 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0

DEC R

Address

Data

<u>OP</u>	ADR	<u>z</u>	MIP	0 W	I O R <u>30</u>	P	С О М Р А R Е 28	С 0 Л Д Р Е N 27	Z L O A D 26	R L D 25	! R U T 24	A L O A D	! A U T 22	S H L 21	1 N V 20	0 R <u>19</u>	D E C <u>18</u>	s U B <u>17</u>	A D D	Р А S S T H R U 15	! P 0 U T <u>14</u>	I P L O A D	I P C L K E N 12	0 R L 0 A D <u>11</u>	! 0 R 0 U T <u>10</u>	R O U T L O A D	R O U T O U T	D R I N L O A D	! D R I N O U T <u>06</u>	A R L O A D	! R O U T <u>04</u>	м Е W 0 <u>3</u>	E M R	I R L O A D	R E S E T
01110	011	0	000	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	1	0	1	0	0	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	0
		0	010	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	0
		0	011	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	1
		0	100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
			001																																
			010																																
			011																																
			100																																
			101																																
			110																																
		1	111																																

DEC M

OP

ADR Z MIP

0 001

0 010

0 011

0 100

01110 100 0 000

Address

! s Y с 0 N D N ₽ С I R D D R I N D A o R Р D I o U C M P A R s I υ ! 0 ! R А Ι R 1 J s I P т I Р С o R z R R R I. А 1 А т м S P A R R А L R N R R L O L O Ρ L ĸ L O L L M E M L т L O A D L M E Е I O I O W о O U T о 0 о E 0 0 s I D s A H 0 0 0 0 0 s Е A D A D R U M W A υ н о Е υ A U U A υ υ A υ N D А A Е R v С D т Е Е N D т т L R в D N D т D т D т R D т 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 0 0 1

Data

7.2 - 47

DEC I Data

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
01110 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1 1 1 0 0 0 1 0 0
0 010	0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 1 0 1 0 0 1 0 0 0 0
0 011	0 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 0 0 0
0 100	0 0 0 0 0 0 1 1 1 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

OR Address

Address	Data
	I I
<u>OP ADR Z MIP</u>	<u>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00</u>
10000 000 0 000 0 001 0 010 0 011 0 100 0 101 0 110 0 111	0 0 0 0 0 1 0 1 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 0 0 1 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1
1 000 1 001 1 010 1 011 1 100 1 101 1 110 1 111	

OR	Α
----	---

Δd	dress	
– Au	IUI 633	

	C S M P P I A A O R R E E	C 0 J Z M P L O E A	L O	! A R L	! A					P A		! S Y N C I P			D! RE OF	D	! D					I
0		N D		O O U A T D	O U T	S I H N L V	0	ΕU	SA UD BD	R	I P O U	I PC LK O AE DN	O R L O A D	O R O U	U C T U L O C A U D I	L O A	R I N O U T	A R L O A D	! R O U T	M E M W	E M	IR R LE OS AE DT
<u>OP ADR Z MIP 31</u>	<u>30 29 28</u>	<u>27</u> 26	25 2	24 23	<u>22</u>	<u>21</u> 20	0 19	<u>18</u>	<u>17</u> 1	<u>6 15</u>	<u>14</u>	<u>13</u> <u>12</u>	<u>11</u>	<u>10</u>	<u>09</u> 0	<u>8 07</u>	06	05	04	<u>03</u>	<u>02</u>	<u>01</u> 00
10000 010 0 000 0 0 001 0 010 0 011 0 100 0 101 0 101 0 111 1 000 1 011 1 010 1 011 1 100 1 101 1 101 1 111	0 0 0	0	0 :	1 1	0	0 0	1	0 (0 0	0	1	1 0	0	1	0 1	0	1	0	1	0	0	0 1

OR	R
----	---

Ad	ldr	ess	:
– – – –	MI.	63.	

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
10000 011 0 000 0 011 0 011 0 011 0 100 1 011 1 000 1 011 1 010 1 101 1 100 1 110 1 110	0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 1 0 0 1

OR M

Address

Data

OP	ADR	ZN	MIP		O R		С О М Р А R Е <u>28</u>	С 0 Л Д Р Е N 27	L O A D	L O A D	! R U T 24	L O A D	! A O U T 22		1 N V 20	0 R 19	E C	U B	A D 16	PASS THRU 15	! P U T 14	I P L O A D	E N	0 R L 0 A D 11	! 0 R 0 U T 10	R U T L O A D	! D R O U T 0 U T 08	D R I O A D 07	! D R I N O U T 06	L O A D	! A C U T 04	M E W 03	E M R	I R L O A D	R E S E T
_				_	_			_	_		_	_	_	_	_	_	_		_	_	_	_	_					_	_		_		_		_
10000	100			0	0	0	0	0	0	0	0	0	1				0	0	0		1	1	0			0		0	1	0	1	0	0	0	0
		0 0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0 (010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0 (011	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	0	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0 1	100																																
		0 1	101																																
		0 1	110																																
		0 1	111																																
		1 (000																																
		1 (001																																
		1 (010																																
		1 (011																																
		1 1	100																																
		1 1	101																																
		1 1	110																																
		1 1	111																																

OR I Data

Address	Data
	I I
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
10000 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 1 0
0 010	0 0 0 0 0 0 1 1 1 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 0 1
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

INV Address

Address	<u> </u>															[Dat	ta														
	O W	I O R	R E	R E	C 0 N D J M P E N	Z L O A D	R L D	! R U T	L O A D	! A U T	S H L	I N V	0 R	D E C	U B	A D D	P A S S T H R U	! I P U T	I P L O A D	E N	O R L O A D	! 0 R 0 U T	D R O U T L O A D	! D R O U T O U T	D R I N L O A D	! D R I N O U T	L O A D	! A R U T	M E W	M E R	R L O A D	I R R E S E T
<u>OP ADR Z M</u>	<u>11P 31</u>	30	29	20	21	20	25	<u>24</u>	23	22	<u>21</u>	20	19	10	<u>17</u>	10	15	14	<u>15</u>	12	<u>11</u>	10	09	08	07	06	05	04	03	02	01	00
10001 000 0 0	000 0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	0
0 0		0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1			0	1	0		1	1	0	0	0	1	0	
0 0		0	0	0	0	0	0	1	0	1	0	0		0	0	0	0					1	0	1	0	0	0	1	0	0	0	
0 0		0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	
0 1		0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0		1	0	0	1	0	1	1	1	0	0	0	1	0	
0 1		0	0	0	0	0	0	1	1	1	0	1	0	0	0	0	0	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
0 1 0 1																																
1 0																																
1 0																																
1 0																																
1 0																																
1 1	.00																															
1 1	.01																															
1 1	.10																															

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
10001 010 0 000 0 001 0 010 0 011 0 100 0 101 0 110 1 100 1 011 1 000 1 101 1 100 1 110 1 110	

INV R

____A

Address	Data
	i i
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
10001 011 0 000 0 011 0 010 0 101 0 100 1 100 1 111 1 000 1 001 1 010	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 011 1 100 1 101 1 110 1 111	

INV M

Address

Data

OP	ADR	<u>Z</u>	MIP	0 W		P A R E	С О М Р А R Е 28	С 0 Л Д Р Е N 27	Z L O A D 26	R L O A D 25	! R U T 24	L O A D	! A U T 22	s н L 21	I N V 20	0 R <u>19</u>	D E C <u>18</u>	s U B <u>17</u>	A D 16	PASSTHRU 15	! P O U T 14	I P L O A D	E N	0 R L 0 A D <u>11</u>	! 0 R 0 U T <u>10</u>	R U U T L O A D	! D R O U T O U T 08	D R I O A D 07	! D R I N O U T 06	A R L O A D	! R 0 U T 04	M E M W	E M R	I R L O A D 01	R E S E T
10001	100	0	000	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
		0	011	0	0	0	0	0	0	0	1	1	1	0	1	0	0	0	0	0	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
			001																																
			010																																
			011																																
			100																																
			101																																
			110																																
		1	111																																

INV I Data

Address	Data
	1 1
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
10001 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1 1 1 0 0 0 1 0 0
0 010	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1
0 011	
0 100	
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

SHL Address

Ad	Address																		E)at	ta														
				I W	I O R	S P A R E	C O M P A R E	C 0 D J P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	O R	D E C	S U B	A D D	PASS THRU	! ₽ 0 U T	! SYNC IP LOAD	I P C L K N	O R L O A D	! O R O U T	DROUT LOAD	! DROUT OUT	D R I N L O A D	! D N O U T	A R L O A D	! A R U T	M E M W	M E R	I R L D A	:]] ; ; ;
<u>90</u>	ADR	<u>z</u>	MIP	<u>31</u>	<u>30</u>	<u>29</u>	28	<u>27</u>	<u>26</u>	<u>25</u>	<u>24</u>	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	<u>06</u>	<u>05</u>	04	<u>03</u>	<u>02</u>	<u>01</u>	<u>.</u>
10010	000	0	000	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	0	0	1	0	
		0	001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	1	0	1	0	1	1	1	0	0	0	1	0	
		0	010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	0	0	1	0	0	0	
		0	011	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	
		0	100	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	,
		0	101	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1
		0	110	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	
		0	111	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	
		1	000																																
		1	001																																
		1	010																																
			011																																
			100																																
			101																																
		1	110																																

SHL /	Α
-------	---

Δα	ddre	222
– – – – – – – – – – – – – – – – – – –	JULI	-33

10010 01 0 0 0 0 1 1 1 0 0 0 0 1 0 <th>Address</th> <th>Data</th>	Address	Data
10010 01 0 0 0 0 1 1 1 0 0 0 0 1 0 <th></th> <th>S S</th>		S S
 0 001 0 100 0 100 0 100 0 101 0 101 0 111 1 000 1 011 1 010 1 011 1 101 	OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
1 111	0 001 0 010 0 011 0 100 0 101 0 110 0 111 1 000 1 011 1 010 1 100 1 101	0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 0 0 1

SHL R

Address

Data

OP	ADR	<u>z</u>	MIP	0 W		P A R E	С О М Р А R Е 28	С 0 Л Л Р Е N 27	z L D 26	R L O A D	! R O U T 24	L O A D	! A O U T 222		I N V 20	0 R 19	D E C 18	U B	A D D	PASSTHRU 15	! P U T 14	I P L O A D	I P C L K E N <u>12</u>	0 R L D <u>11</u>	! 0 R 0 U T 10	R U T L O A D	! D R O U T O U T 08	D R I N D 07	! D R I N O U T 06	A R L O A D	! A 0 U T 04	м Е М W	M E M R	I R L O A D 01	R E S E T
10010	011	0	000	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	1	0	1	0	0	0	0
			001	0	0	0	0	0	0	0	1				0		0	0	0		1		0			0	1	0	1		1	0	0	0	
		0	010	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	1		0	0	1	0	1	0	1	0	1	0	0	0	0
		0	011	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	1
		0	100																																
		0	101																																
		0	110																																
		0	111																																
		1	000																																
		1	001																																
		1	010																																
		1	011																																
		1	100																																
		1	101																																
		1	110																																
		1	111																																

SHL M

Addres	<u>ss</u>																[Dat	ta														
		0	I O R	S P A R E	C O M P A R E	C 0 N D M P E N	Z L O A D	R L O A D	! R U T	A L O A D	! A U T	S H L	I N V	OR	D E C	S U B	A D D	P A S S T H R U	! I P O U T	! SYNC IP LOAD	I P C L K E N	O R L O A D	! O R O U T	D R O U T L O A D	! DROUT OUT	D R I N L O A D	! D R I N O U T		! A R U T	M E M W	M E R	I R L O A D	I R E S E T
OP ADR 2	Z MIP	<u>31</u>	<u>30</u>	29	28	27	26	<u>25</u>	24	<u>23</u>	<u>22</u>	<u>21</u>	<u>20</u>	<u>19</u>	<u>18</u>	<u>17</u>	<u>16</u>	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	<u>09</u>	<u>08</u>	<u>07</u>	06	<u>05</u>	04	03	02	<u>01</u>	<u>00</u>
10010 100 (000	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	1	0	1	0	1	0	1	0	0	0	0
(0 001	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	1	1	0	0	1	0	0
(0 010	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	0
(0 011	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	1	0	1	0	0	0	1	0	0	0	0
(0 100	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	0
(0 101	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	1	0	0	0	1
(0 110																																
(0 111																																
1	1 000																																
1	1 001																																
1	1 010																																
1	1 011																																
1	1 100																																
1	1 101																																
1	1 110																																
1	1 111																																

SHL I Data

Address	Data
	Image: Sector
OP ADR Z MIP	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
10010 110 0 000	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0
0 001	0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 1 1 1 0 1 0 1 1 1 0 0 0 1 0 0
0 010	0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 1 0 1 0 0 0 0 0 0
0 011	0 0 0 0 0 0 1 0 1 1 0 0 0 0 1 1 0 0 1 0 1 0 1 0 0 0 0
0 100	0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1
0 101	
0 110	
0 111	
1 000	
1 001	
1 010	
1 011	
1 100	
1 101	
1 110	
1 111	

Each instruction has an 8-bit opcode. The eight bits are divided into two fields: 1) the operation; and 2) the addressing mode.

All instructions that use register addressing or indirect addressing require only one byte. A second byte is required for the other two addressing modes. The second byte of a direct instruction contains the 8-bit address, and the second byte of an immediate instruction specifies the immediate data. See Figure 7.2.1.

X X X X X Y Y Y 	8-Bit Opcode		
Z Z Z Z Z Z Z Z Z Z	8-Bit Address o	or Immediate Da	ta

Figure 7.1.1: Instruction Format

5-Bit Operation Code	Instruction Type	<u>Category</u>
00001	IN	Input/Output
00010	OUT	Input/Output
00100	JMP	Program Control
00101	JNZ	Program Control
00110	JZ	Program Control
00111	CMP	Program Control
01000	LDA	Data Transfer
01001	LDR	Data Transfer
01010	STA	Data Transfer
01011	STR	Data Transfer
01100	ADD	Arithmetic
01101	SUB	Arithmetic
01110	DEC	Arithmetic
10000	OR	Logical
10001	INV	Logical
10010	SHL	Logical

The operation is encoded in the 5-bit field labeled `XXXXX':

The addressing mode is encoded in the 3-bit field labeled `YYY':

<u>3-Bit Code</u>	Addressing Mode	Data Location
000	Direct	Memory or Port Address in Byte 2
001	Not Used	
010	Register	A Register
011	Register	R Register
100	Indirect	Memory or Port Address in R Register
101	Not Used	K Register
110	Immediate	Byte 2 of Instruction
111	Not Used	-

Complete Instruction List

Hexadecimal	P8 Assembly	Hexadecimal	P8 Assembly
<u>Object Code</u>	Source Code	<u>Object Code</u>	Source Code
08, address	IN address	60, address	ADD address
0C	IN P	62	ADD A
		63	ADD R
10, address	OUT address	64	ADD M
14	OUT P	66, data	ADD I data
20, address	JMP address	68, address	SUB address
23	JMP R	6A	SUB A
		6В	SUB R
28, address	JNZ address	6C	SUB M
2В	JNZ R	6E, data	SUB I data
30, address	JZ address	70, address	DEC address
33	JZ R	72	DEC A
		73	DEC R
38, address	CMP address	74	DEC M
ЗА	CMP A	76, data	DEC I data
3в	CMP R		
3C	CMP M	80, address	OR address
3E, data	CMP I data	82	OR A
		83	OR R
40, address	LDA address	84	OR M
42	LDA A	86, data	OR I data
43	LDA R		
44	LDA M	88, address	INV address
46, data	LDA I data	8A	INV A
		8B	INV R
48, address	LDR address	8C	INV M
4A	LDR A	8E, data	INV I, data
4B	LDR R		
4C	LDR M	90, address	SHL address
4E, data	LDR I data	92	SHL A
		93	SHL R
50, address	STA address	94	SHL M
54	STA M	96, data	SHL, data
58, address	STR address	00	FETCH
5C	STR M		

FETCH	Opcode Fetch										
<u>NOTE</u> :		omatically invoke	licitly by programmers. ed by the CPU to read executed.								
		first three clock	part of every P8 CPU cycles of any								
Operation:	IR < MEM(IP); IP < IP + 1										
Encoding:	00000000 (00h)	0000000 (00h)									
Clock Cycles:	3										
Description:		ter (IP) are transf	ress pointed to by the Ferred to the Instruction								
Example:	Preconditions:	Address 06h = IR = IP =	54h 70h 06h								
	Instruction:	FETCH									
	Postconditions:	IR = IP =	54h 07h								

Micro-Instructions: AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

IR <-- DR

ADD address	Add Dired	ct To A Register									
Addressing N	lode: Direct	Direct									
Operation:	A < A +	A < A + MEM(address); IP < IP + 2									
Encoding:	-	Byte 1: 01100 000 (60h) Byte 2: 8-bit address									
Clock Cycles:	9	9									
Description:	to the co	The contents of the memory address in byte 2 are added to the contents of the A Register. The result is stored in the A Register. IP increments 2 times.									
Example:	Precondi	tions: Address 10 A Register = IP =									
	Instructio	on: ADD 10h									
	Postcond	litions: A Register = IP =	= 0Ah 02h								

AR < IP; Memory Address < AR; Assert MEMR
DR < Memory Data; IP < IP + 1; Memory Address < AR; Assert MEMR
OR < DR
AR < OR; Memory Address < AR; Assert MEMR
DR < Memory Data; Memory Address < AR; Assert MEMR
ALU(A) < A; ALU(B) < DR; ALU(F) < ALU(A) + ALU(B); A < ALU(F)

ADD A	A Contraction of the second seco	Add A Register	To A Register							
	Addressing Mode:	Register								
	Operation:	A < A + A; IP <-	A < A + A; IP < IP + 1							
	Encoding:	01100 010 (62h)								
	Clock Cycles:	4								
	Description:		-	re added to the contents tored in the A Register.						
	Example:	Preconditions:	A Register = IP =	06h 00h						
		Instruction:	ADD A							
		Postconditions:	A Register = IP =	0Ch 01h						

ALU(A) <--- A; ALU(B) <--- A; ALU(F) <--- ALU(A) + ALU(B); A <--- ALU(F)

ADD R		Add R Register To A Register			
Addressing Mode:		Register	Register		
	Operation:	Encoding: 01100 011 (63h)			
	Encoding:				
	Clock Cycles:				
Description: The contents of the R Register are add of the A Register. The result is stored IP increments.					
	Example:	Preconditions:	R Register = A Register = IP =	04h 06h 00h	
		Instruction:	ADD R		
		Postconditions:	A Register = IP =	0Ah 01h	

ALU(A) <--- A; ALU(B) <--- R; ALU(F) <--- ALU(A) + ALU(B); A <--- ALU(F)

ADD M		Add Indirect To A Register		
Addressing Mode:		Indirect		
	Operation: A < A + MEM(R); IP < IP + 1			
Encoding: 01100 100 (64h)				
	Clock Cycles:	7		
Description:		The contents of the memory address pointed to by the R Register are added to the contents of the A Register. The result is stored in the A Register. IP increments.		
	Example:	Preconditions:	Preconditions: Address 10h = 04h R Register = 10h A Register = 06h IP = 00h	
		Instruction:	ADD M	
		Postconditions:	A Register = IP =	0Ah 01h

OR <--- R AR <--- OR; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; Memory Address <--- AR; Assert MEMR ALU(A) <--- A; ALU(B) <--- DR; ALU(F) <--- ALU(A) + ALU(B); A <--- ALU(F)

ADD I data		Add Immediate To A Register		
Addressing Mode:		Immediate		
	Operation: A < A + data; IP < IP + 2			
	Encoding:	Byte 1: 01100 110 (66h) Byte 2: 8-bit data		
Clock Cycles: Description:		6		
		The data in byte 2 are added to the contents of the A Register. The result is stored in the A Register. IP increments 2 times.		
	Example:	Preconditions: A Register = 06h IP = 00h		
		Instruction:	ADD 10h	
		Postconditions:	A Register = IP =	16h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; IP <--- IP + 1; Memory Address <---AR; Assert MEMR

ALU(A) <--- A; ALU(B) <--- DR; ALU(F) <--- ALU(A) + ALU(B); A <--- ALU(F)

CMP address	Compare Direct With A Register		
Addressing Mode:	Direct		
Operation:	if A - MEM(address) = 0: Z < 1; IP < IP + 2		
Encoding: Byte 1: 00111 000 (38h) Byte 2: 8-bit address			
Clock Cycles:	9		
Description: The contents of the memory address in byte 2 compared (by subtraction) to the A Register. equal, the Zero Flag is set, otherwise it is res- increments 2 times.		A Register. If they are	
Example:	Preconditions:	reconditions: Address 10h = 06h A Register = 06h IP = 00h Z = don't care	
	Instruction: CMP 10h		
	Postconditions:	A Register = IP = Z =	06h 02h 1h

	AR < IP; Memory Address < AR; Assert MEMR
	DR < Memory Data; IP < IP + 1; Memory Address < AR; Assert MEMR
	OR < DR
	AR < OR; Memory Address < AR; Assert MEMR
	DR < Memory Data; Memory Address < AR; Assert MEMR
ALU(B);	ALU(A) < A; ALU(B) < DR; ALU(F) < ALU(A) - Z < Zero Condition Bit

CMP A		Compare A Register With A Register		
Addressing Mode: Operation: Encoding:		Register		
		Z < 1; IP < IP + 1		
		00111 010 (3Ah)		
	Clock Cycles:	4		
Description: The contents of the A Register are subtrices of the A Register. The result is which sets the Zero Flag. The result is discrements.		result is always zero,		
	Example:	Preconditions: A Register = 06h IP = 00h Z = don't care		00h
Instruction: CMP A				
		Postconditions:	A Register = IP = Z =	06h 01h 1h

ALU(A) <-- A; ALU(B) <-- A; ALU(F) <-- ALU(A) - ALU(B); Z <-- 1

CMP R		Compare R Register With A Register		
Addressing Mode:		Register		
	Operation:	if A - R = 0: Z < 1; IP < IP + 1 00111 011 (3Bh)		
	Encoding:			
	Clock Cycles:	4		
Description: The contents of the R Register are subtrac contents of the A Register. If the result is Flag is set, otherwise it is reset. The resu IP increments.		e result is zero, the Zero		
	Example:	Preconditions:	ditions: R Register = 06h A Register = 06h IP = 00h Z = don't care	
I		Instruction:	CMP R	
		Postconditions:	R Register = A Register = IP = Z =	06h 06h 01h 1h

ALU(A) <-- A; ALU(B) <-- R; ALU(F) <-- ALU(A) - ALU(B); Z <-- Zero Condition Bit

СМР М	Compare Indirect With A Register		
Addressing Mode:	Indirect		
Operation: if A - MEM(R) = 0: Z < 1;): Z < 1; IP < IF	P + 1
Encoding:	00111 100 (3Ch)		
Clock Cycles:	7		
Description:	Description: The contents of the memory address pointed to b Register are subtracted from the contents of the Register. If the result is zero, the Zero Flag is set otherwise it is reset. The result is discarded. IP increments.		contents of the A Zero Flag is set,
Example:	Preconditions:	is: Address 10h = 06h R Register = 10h A Register = 06h IP = 00h Z = don't care	
	Instruction:	СМР М	
	Postconditions:	A Register = IP = Z =	06h 01h 1h

OR <-- R

AR <-- OR; Memory Address <-- AR; Assert MEMR

DR <-- Memory Data; Memory Address <-- AR; Assert MEMR

ALU(A) <-- A; ALU(B) <-- DR; ALU(F) <-- ALU(A) - ALU(B); Z <-- Zero Condition Bit

CMP I data	Compare Immediate With A Register		
Addressing Mode:	Addressing Mode:ImmediateOperation:if A - data = 0: Z < 1; IP < IP + 2		
Operation:			2
Encoding:			
Clock Cycles:	6		
Description:	The data in byte 2 are subtracted from contents of th Register. If the result is zero, the Zero Flag is set, otherwise it is reset. The result is discarded. IP increments 2 times.		e Zero Flag is set,
Example:	Preconditions:	A Register = IP = Z =	06h 00h don't care
	Instruction:	CMP 06h	
	Postconditions:	A Register = IP = Z =	06h 02h 1h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

ALU(A) <-- A; ALU(B) <-- DR; ALU(F) <-- ALU(A) - ALU(B); Z <-- Zero Condition Bit

DEC address		Decrement Direct & Move To A Register		
Operation:		Direct		
		A < MEM(address) - 1; IP < IP + 2		
		Byte 1: 01110 000 (70h) Byte 2: 8-bit address		
	Clock Cycles:	11		
-		The contents of the memory address in byte 2 are transferred to the A Register and decremented. The result is stored in the A Register. IP increments 2 times.		
	Example:	Preconditions: Address 10h = 04h A Register = 06h IP = 00h Instruction: DEC 10h		06h
		Postconditions:	A Register = IP =	03h 02h

AR < IP; Memory Address < AR; Assert MEMR
DR < Memory Data; IP < IP + 1; Memory Address < AR; Assert MEMR
OR < DR
AR < OR; Memory Address < AR; Assert MEMR
DR < Memory Data; Memory Address < AR; Assert

MEMR

A <-- DR

ALU(A) <-- A; ALU(F) <-- ALU(A) - 1

A <-- ALU(F)

7.1 - 16

DEC A		Decrement A Register		
	Addressing Mode:	Register		
	Operation:	A < A - 1; IP < IP + 1		
	Encoding:	01110 010 (72h)		
	Clock Cycles:	4 The contents of the A Register are decremented. The result is stored in the A Register. IP increments. Preconditions: A Register = 06h IP = 00h Instruction: DEC A		
	Description:			
	Example:			
		Postconditions:	A Register = IP =	05h 01h

ALU(A) <-- A; ALU(F) <-- ALU(A) - 1; A <-- ALU(F)

DEC R		Decrement R Register		
	Addressing Mode:	Register		
	Operation:	R < R - 1; IP < IP + 1 01110 011 (73h) 7		
	Encoding:			
	Clock Cycles:			
·		The contents of the R Register are transferred to the A Register. The A Register is decremented. The result is moved to the R Register. IP increments.		
	Example:	Preconditions:	nditions: R Register = 04h A Register = 06h IP = 00h	
		Instruction: DEC R		
		Postconditions:	R Register = A Register = IP =	03h 03h 01h

A <-- R ALU(A) <-- A; ALU(F) <-- ALU(A) - 1 A <-- ALU(F) R <-- A

DEC M		Decrement Indirect & Move To A Register		
	Addressing Mode:	Indirect		
	Operation:	 A < MEM(R) - 1; IP < IP + 1 01110 100 (74h) 9 The contents of the memory address pointed to by the R Register are transferred to the A Register. The A Register is decremented. The result is stored in the A Register. IP increments. 		
	Encoding:			
	Clock Cycles:			
	Description:			Register. The A
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	*
		Instruction:	DEC M	
		Postconditions:	A Register = IP =	03h 01h

OR <-- R AR <-- OR; Memory Address <-- AR; Assert MEMR DR <-- Memory Data; Memory Address <-- AR; Assert MEMR A <-- DR ALU(A) <-- A; ALU(F) <-- ALU(A) - 1 A <-- ALU(F)

DEC I data		Decrement Immediate & Move To A Register			
	Addressing Mode:	Immediate			
	Operation:	A < data - 1; IP < IP + 2 Byte 1: 01110 110 (76h) Byte 2: 8-bit data 8			
	Encoding:				
	Clock Cycles:				
Description:		The data in byte 2 are transferred to the A Register. The A Register is decremented. The result is stored in the A Register. IP increments 2 times.			
	Example:	Preconditions:	A Register = IP =	06h 00h	
		Instruction:	DEC 10h		
		Postconditions:	A Register = IP =	0Fh 02h	

AR <--- IP; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR A <--- DR ALU(A) <--- A; ALU(F) <--- ALU(A) - 1

A <-- ALU(F)

IN address		Read Port Direct		
	Addressing Mode:	Direct A < PORT(address); IP < IP + 2 Byte 1: 00001 000 (08h) Byte 2: 8-bit address 9		
	Operation:			
	Encoding:			
	Clock Cycles:			
Description:		The contents of the port address in byte 2 are transferred to the A Register. IP increments 2 times.		
	Example:	Preconditions:	Address 10h = A Register = IP =	04h 06h 00h
		Instruction:	IN 10h	
		Postconditions:	A Register = IP =	04h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR OR <--- DR AR <--- OR; Port Address <--- AR; Assert IOR DR <--- Port Data; Port Address <--- AR; Assert IOR A <--- DR

IN P		Read Port Indirect		
	Addressing Mode:	Indirect		
	Operation:	A < PORT(R); IP < IP + 1		
	Encoding:	00001 100 (0Ch)		
	Clock Cycles:	7		
	Description:	The contents of the port address pointed to by the R Register are transferred to the A Register. IP increments.		
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	-
		Instruction:	IN P	
		Postconditions:	A Register = IP =	04h 01h

OR <--- R AR <--- OR; Port Address <--- AR; Assert IOR DR <--- Port Data; Port Address <--- AR; Assert IOR A <--- DR

INV address	Invert Direct & N	Invert Direct & Move To A Register		
Addressing Mod	le: Direct	Direct A < [MEM(address)]'; IP < IP + 2 Byte 1: 10001 000 (88h) Byte 2: 8-bit address 9		
Operation:	A < [MEM(addr			
Encoding:	-			
Clock Cycles:	9			
Description:		The contents of the memory address are inverted and stored in the A Register. IP increments 2 times.		
Example:	Preconditions:	Preconditions: Address 10h = 04h A Register = 06h IP = 00h Instruction: INV 10h		
	Instruction:			
	Postconditions:	A Register = IP =	FBh 02h	

AR <--- IP; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR
OR <--- DR
AR <--- OR; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; Memory Address <--- AR; Assert MEMR
ALU(B) <--- DR; ALU(F) <--- [ALU(B)]'; A <--- ALU(F)

INV A	Invert A Register		
Addressing Mode:	Register		
Operation:	A < [A]'; IP < IP + 1		
Encoding:	10001 010 (8Ah)		
Clock Cycles:	4		
Description:	The contents of the A Register are inverted. The result is stored in the A Register. IP increments.		
Example:	Preconditions: A Register = 04h IP = 00h		-
	Instruction: INV A		
	Postconditions:	A Register = IP =	FBh 01h

ALU(B) <-- A; ALU(F) <-- [ALU(B)]'; A <-- ALU(F)

INV R		Invert R Register		
	Addressing Mode:	Register		
	Operation:	R < [R]'; IP < IP + 1		
	Encoding:	10001 011 (8Bh)		
	Clock Cycles:	5		
	Description:	The contents of the R Register are inverted and the results are moved to the R Register. IP increments		
	Example:	Preconditions: R Register = 04h A Register = 06h IP = 00h		06h
		Instruction:	INV R	
		Postconditions:	R Register = A Register = IP =	FBh FBh 01h

ALU(B) <-- R; ALU(F) <-- [ALU(B)]'; A <-- ALU(F) R <-- A

INV M		Invert Indirect & Move To A Register		
	Addressing Mode:	Indirect A < [MEM(R)]'; IP < IP + 1		
	Operation:			
	Encoding:	10001 100 (8Ch) 7		
	Clock Cycles:			
Registe			_	ress pointed to by the R in the A Register. IP
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	04h 10h 06h 00h
		Instruction:	INV M	
		Postconditions:	A Register = IP =	FBh 01h

OR <-- R AR <-- OR; Memory Address <-- AR; Assert MEMR DR <-- Memory Data; Memory Address <-- AR; Assert MEMR ALU(B) <-- DR; ALU(F) <-- [ALU(B)]'; A <-- ALU(F)

INV I data		Invert Immediate & Move To A Register		
	Addressing Mode:	Immediate		
	Operation:	A < [data]'; IP < IP + 2		
	Encoding:	Byte 1: 10001 110 (8Eh) Byte 2: 8-bit data		
	Clock Cycles:	6		
Description:		The data in byte 2 are inverted and stored in the A Register. IP increments 2 times.		
	Example:	Preconditions:	A Register = IP =	06h 00h
		Instruction:	INV 04h	
		Postconditions:	A Register = IP =	FBh 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

ALU(B) <-- DR; ALU(F) <-- [ALU(B)]'; A <-- ALU(F)

JMP address	Jump Direct		
Addressing Mode:	Direct		
Operation:	IP < address		
Encoding:	Byte 1: 00100 000 (20h) Byte 2: 8-bit address		
Clock Cycles:	6		
Description:	The address in byte 2 is transferred to the Instruction Pointer.		
Example:	Preconditions: Address 10h = 04h IP = 00h		• • • • •
	Instruction:	JMP 10h	
	Postconditions:	IP =	04h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; Memory Address <-- AR; Assert MEMR

IP <-- DR

JMP R	Jump Indirect		
Addressing Mode:	Register		
Operation:	IP < R		
Encoding:	00100 011 (23h)		
Clock Cycles:	4		
Description:	The contents of the R Register are transferred to the Instruction Pointer.		
Example:	Preconditions:	R Register = IP =	10h 00h
	Instruction:	JMP R	
	Postconditions:	IP =	10h

IP <-- R

JNZ address	Jump Direct If Not Zero		
Addressing Mode:	Direct		
Operation:	if Z = 0: IP < address		
Encoding:	Byte 1: 00101 000 (28h) Byte 2: 8-bit address		
Clock Cycles:	6 if Z = 0 4 if Z = 1		
Description:	If the Zero Flag is 0, the address in byte 2 is transferred to the Instruction Pointer. If the Zero Flag is 1, the IP is simply incremented to the next instruction.		e Zero Flag is 1, the IP is
Example:	Preconditions: Instruction:	IP = Z = JNZ 10h	00h 0h
	Postconditions:	IP =	10h
Micro Instructions:	On Code Estable	2 Clock Cyclos	<u> </u>

if Z = 0: JMP address

if Z = 1: IP <-- IP + 1

Jump If Not Zero			
Register	Register		
if Z = 0: IP < R	if Z = 0: IP < R		
00101 011 (2Bh)			
4			
If the Zero Flag is 0, the contents of the R Register are transferred to the Instruction Pointer. If the Zero Flag is 1, no operation is performed.			
Preconditions:	IP = R = Z =	00h 10h 0h	
Instruction:	JNZ R		
Postconditions:	IP =	10h	
	Register if Z = 0: IP < R 00101 011 (2Bh) 4 If the Zero Flag i transferred to th 1, no operation i Preconditions: Instruction:	Register if Z = 0: IP < R 00101 011 (2Bh) 4 If the Zero Flag is 0, the contents transferred to the Instruction Po 1, no operation is performed. Preconditions: IP = R = Z =	

if Z = 0: JMP R

if Z = 1: No Operation

JZ address	Jump Direct If Zero			
Addressing Mode:	Direct			
Operation:	if Z = 1: IP < ad	if Z = 1: IP < address		
Encoding:	Byte 1: 00110 000 (30h) Byte 2: 8-bit address			
Clock Cycles:	6 if Z = 1 4 if Z = 0			
Description:	If the Zero Flag is 1, the address in byte 2 is transferred to the Instruction Pointer. If the Zero Flag is 0, the IP is simply incremented to the next instruction.			
Example:	Preconditions: Instruction:	IP = Z = JZ 10h	00h 1h	
	Postconditions:	IP =	10h	
	On Codo Estab (2 Clock Cycles)		

if Z = 1: JMP address

if Z = 0: IP <-- IP + 1

JZ R		Jump If Zero		
	Addressing Mode:	Register		
	Operation:	if Z = 1: IP < R		
	Encoding:	00110 011 (33h)		
	Clock Cycles:	4		
	Description:	•	e Instruction Poi	of the R Register are nter. If the Zero Flag is
	Example:	Preconditions:	IP = R = Z =	00h 10h 1h
		Instruction:	JZ R	
		Postconditions:	IP =	10h
		transferred to th 0, no operation i Preconditions: Instruction:	e Instruction Poi s performed. IP = R = Z = JZ R	nter. If the Zero Flag 00h 10h 1h

if Z = 1: JMP R

if Z = 0: No Operation

LDA a	address	Load A Register Direct		
	Addressing Mode:	Direct		
	Operation:	A < MEM(address); IP < IP + 2		
	Encoding:	Byte 1: 01000 000 (40h) Byte 2: 8-bit address		
	Clock Cycles:	9		
	Description:	The contents of the memory address in byte 2 are transferred to the A Register. IP increments 2 times.		
	Example:	Preconditions:	Address 10h = A Register = IP =	04h 06h 00h
		Instruction:	LDA 10h	
		Postconditions:	A Register = IP =	04h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR
OR <--- DR
AR <--- OR; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; Memory Address <--- AR; Assert MEMR
A <--- DR

LDA A		Load A Register With A Register		
	Addressing Mode:	Register		
	Operation:	A < A; IP < IP + 1		
	Encoding:	01000 010 (42h)		
	Clock Cycles:	4		
	Description:	The contents of the A Register are left in the A Register.This instruction does not change the state of the CPU,except to increment the IP.Preconditions:A Register = 06hIP = 00h		
	Example:			
		Instruction:	LDA A	
		Postconditions:	A Register = IP =	06h 01h

No Operation

LDA R		Load A Register With R Register			
	Addressing Mode:	Register			
	Operation:	A < R; IP < IP + 1			
	Encoding:	01000 011 (43h)			
	Clock Cycles:	4 The contents of the R Register are transferred to the A Register. IP increments.			
	Description:				
	Example:	Preconditions:R Register =04hA Register =06hIP =00hInstruction:LDA R		06h	
		Postconditions:	A Register = IP =	04h 01h	

A <--- R

LDA M Load A Regi		Load A Register	Indirect	
	Addressing Mode:	Indirect		
	Operation:	A < MEM(R); IP < IP + 1		
	Encoding:	01000 100 (44h)		
	Clock Cycles:	7		
	Description:	The contents of the memory address pointed to by the R Register are transferred to the A Register. IP increments.		
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	04h 10h 06h 00h
		Instruction:	LDA M	
		Postconditions:	A Register = IP =	04h 01h

OR <--- R AR <--- OR; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; Memory Address <--- AR; Assert MEMR A <--- DR

LDA	l data	Load A Register Immediate		
	Addressing Mode:	Immediate		
	Operation:	A < data; IP < IP + 2		
	Encoding:	Byte 1: 01000 110 (46h) Byte 2: 8-bit data		
	Clock Cycles:	6		
	Description:	The data in byte 2 are transferred to the A Register. IP increments 2 times.		
	Example:	Preconditions:	A Register = IP =	06h 00h
		Instruction:	LDA 10h	
		Postconditions:	A Register = IP =	10h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

A <-- DR

LDR	address	Load R Register Direct		
	Addressing Mode:	Direct		
	Operation:	R < MEM(address); IP < IP + 2		
	Encoding:	Byte 1: 01001 000 (48h) Byte 2: 8-bit address		
	Clock Cycles:	9		
	Description:	The contents of the memory address in byte 2 are transferred to the R Register. IP increments 2 times.		
	Example:	Preconditions:	Address 10h = R Register = IP =	04h 06h 00h
		Instruction:	LDR 10h	
		Postconditions:	R Register = IP =	04h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR
OR <--- DR
AR <--- OR; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; Memory Address <--- AR; Assert MEMR
R <--- DR

LDR A		Load R Register With A Register		
	Addressing Mode:	Register		
	Operation:	R < A; IP < IP + 1		
	Encoding:	01001 010 (4Ah)		
	Clock Cycles:	4 The contents of the A Register are transferred to the R Register. IP increments.		
	Description:			
	Example:	Preconditions: R Register = 04h A Register = 06h IP = 00h Instruction: LDR A		06h
		Postconditions:	A Register = IP =	04h 01h

R <-- A

LDR R		Load R Register With R Register			
	Addressing Mode:	Register			
	Operation:	R < R; IP < IP + 1			
	Encoding:	01001 011 (4Bh)			
	Clock Cycles:	4			
	Description:	The contents of the R Register are left in the R Register. This instruction does not change the state of the CPU, except to increment the IP.		-	
	Example:	Preconditions: R Register = 06h IP = 00h			
		Instruction: LDR R			
		Postconditions:	R Register = IP =	06h 01h	

No Operation

LDR M		Load R Register Indirect		
	Addressing Mode:	Indirect		
	Operation:	R < MEM(R); IP < IP + 1		
	Encoding:	01001 100 (4Ch)		
	Clock Cycles:	7		
	•		the memory add sferred to the R	ress pointed to by the R Register. IP
	Example:	Preconditions:	Address 10h = R Register = IP =	04h 10h 00h
		Instruction:	LDR M	
		Postconditions:	R Register = IP =	04h 01h

OR <-- R AR <-- OR; Memory Address <-- AR; Assert MEMR DR <-- Memory Data; Memory Address <-- AR; Assert MEMR R <-- DR

7.1 - 42

LDR I data		Load R Register Immediate		
Add	dressing Mode:	Immediate		
Оре	eration:	R < data; IP < IP + 2		
Enc	oding:	Byte 1: 01001 110 (4Eh) Byte 2: 8-bit data		
Clo	ck Cycles:	6		
Des	scription:	The data in byte 2 are transferred to the R Register. If increments 2 times.		I to the R Register. IP
Exa	imple:	Preconditions:	R Register = IP =	06h 00h
		Instruction:	LDR 10h	
		Postconditions:	R Register = IP =	10h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

R <-- DR

OR address		OR Direct With A Register			
	Addressing Mode:	Direct			
	Operation:	A < A ^ MEM(address); IP < IP + 2			
	Encoding:	Byte 1: 10000 000 (80h) Byte 2: 8-bit address			
	Clock Cycles:	9			
	Description:	The contents of the memory address in byte 2 are ORec with the contents of the A Register. The result is stored in the A Register. IP increments 2 times.		er. The result is stored	
	Example:	Preconditions:	Address 10h = A Register = IP =	40h 06h 00h	
		Instruction: OR 10h			
		Postconditions:	A Register = IP =	46h 02h	

AR < IP; Memory Address < AR; Assert MEMR
DR < Memory Data; IP < IP + 1; Memory Address < AR; Assert MEMR
OR < DR
AR < OR; Memory Address < AR; Assert MEMR
DR < Memory Data; Memory Address < AR; Assert MEMR
ALU(A) < A; ALU(B) < DR; ALU(F) < ALU(A) ^ ALU(B); A < ALU(F)

OR A		OR A Register With A Register		
	Addressing Mode:	Register		
	Operation:	A < A ^ A; IP < IP + 1		
	Encoding:	10000 010 (82h)		
	Clock Cycles:	4		
	Description:	The contents of the A Register are ORed with the contents of the A Register. The result is stored in the Register. IP increments.		
	Example:	Preconditions: A Register = 06h IP = 00h		
		Instruction:	OR A	
		Postconditions:	A Register = IP =	06h 01h

ALU(A) <--- A; ALU(B) <--- A; ALU(F) <--- ALU(A) ^ ALU(B); A <--- ALU(F)

OR R		OR R Register With A Register		
	Addressing Mode:	Register		
	Operation:	A < A ^ R; IP < IP + 1		
	Encoding:	10000 011 (83h)		
	Clock Cycles:	4		
	Description:		A Register. The	re ORed with the result is stored in the A
	Example:	Preconditions:	R Register = A Register = IP =	40h 06h 00h
		Instruction:	OR R	
		Postconditions:	A Register = IP =	46h 01h

ALU(A) <-- A; ALU(B) <-- R; ALU(F) <-- ALU(A) ^ ALU(B); A <-- ALU(F)

OR M		OR Indirect With A Register			
	Addressing Mode:	Indirect			
	Operation:	A < A ^ MEM(R); IP < IP + 1			
	Encoding:	10000 100 (84h)			
	Clock Cycles:	7			
Description:		The contents of the memory address pointed to by the R Register are ORed with the contents of the A Register. The result is stored in the A Register. IP increments.			
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	-	
		Instruction:	OR M		
		Postconditions:	A Register = IP =	46h 01h	

OR <--- R AR <--- OR; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; Memory Address <--- AR; Assert MEMR ALU(A) <--- A; ALU(B) <--- DR; ALU(F) <--- ALU(A) ^ ALU(B); A <--- ALU(F)

OR I data		OR Immediate With A Register		
	Addressing Mode:	Immediate		
	Operation:	A < A ^ data; IP < IP + 2		
	Encoding:	Byte 1: 10000 110 (86h) Byte 2: 8-bit data		
	Clock Cycles:	6		
	Description:	The data in byte 2 are ORed with the contents of the A Register. The result is stored in the A Register. IP increments 2 times.		
	Example:	Preconditions: A Register = 06h IP = 00h		
		Instruction:	OR 10h	
Postcondition		Postconditions:	A Register = IP =	16h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

ALU(A) <--- A; ALU(B) <--- DR; ALU(F) <--- ALU(A) ^ ALU(B); A <--- ALU(F)

OUT address

Write Port Direct

Addressing Mode:	Direct				
Operation:	PORT(address)	< A; IP < IP + 2	2		
Encoding:	Byte 1: 00010 000 (10h) Byte 2: 8-bit address				
Clock Cycles:	9				
Description:	The contents of the A Register are transferred to the Port address in byte 2. IP increments 2 times.				
Example:	Preconditions: Address 10h = 04h A Register = 06h IP = 00h				
	Instruction:	OUT 10h			
	Postconditions:	Address 10h = IP =	06h 02h		

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

OR <-- DR

AR <-- OR; Port Address <-- AR; DR <-- A; Port Data <-- DR

Port Address <--- AR; Port <--- DR; Assert IOW

Port Address <--- AR; Port Data <--- DR

OUT P		Write Port Indirect		
	Addressing Mode:	Indirect		
	Operation:	PORT(R) < A; IP < IP + 1		
	Encoding:	00010 100 (14h)		
	Clock Cycles:	7		
	Description:	The contents of the A Register are transferred to the port address pointed to by the R Register. IP increments.		
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	04h 10h 06h 00h
		Instruction:	OUT P	
		Postconditions:	Address 10h = IP =	06h 01h

OR <-- R

AR <-- OR; Port Address <-- AR; DR <-- A; Port Data <-- DR

Port Address <-- AR; Port Data <-- DR; Assert IOW

Port Address <--- AR; Port Data <--- DR

SHL address	Shift Left Direct & Move To A Register			
Addressing Mode:	Direct			
Operation:	A < [MEM(address)] ₆₀ ## 0; IP < IP + 2			
Encoding:	Byte 1: 10010 000 (90h) Byte 2: 8-bit address			
Clock Cycles:	11			
Description:	The contents of the memory address are transferred to the A Register and shifted 1 bit left. Zero is shifted into the LSB. The result is stored in the A Register. IP increments twice.			
Example:	Preconditions: Address 10h = 04h A Register = 06h IP = 00h		06h	
	Instruction: SHL 10h			
	Postconditions: A Register = 08h IP = 02h			

MEMR

AR < IP; Memory Address < AR; Assert MEMR
DR < Memory Data; IP < IP + 1; Memory Address < AR; Assert MEMR
OR < DR
AR < OR; Memory Address < AR; Assert MEMR
DR < Memory Data; Memory Address < AR; Assert
A < DR
A < DR
ALU(A) < A; ALU(F) < [ALU(A)] _{6.0} ## 0

SHL A		A < ALU(F) Shift Left A Register			
	Addressing Mode:	Register			
	Operation:	A < [A] _{6.0} ## 0; IP < IP + 1			
Encoding: Clock Cycles: Description:		10010 010 (92h)			
		4			
		The contents of the A Register are shifted 1 bit to the left. A zero is shifted into the LSB. The result is stored in the A Register. IP increments.			
	Example:	Preconditions:	A Register = IP =	04h 00h	
		Instruction:	SHL A		
		Postconditions:	A Register = IP =	08h 01h	

ALU(A) <-- A; ALU(F) <-- [ALU(A)]_{6.0} ## 0; A <-- ALU(F)

SHL R		Shift Left R Register			
	Addressing Mode:	Register			
	Operation:	R < [R] ₆₀ ## 0; IP < IP + 1			
	Encoding:	10010 011 (93h)			
Clock Cycles: Description:		7	7		
		The contents of the R Register transferred to the A Register and shifted 1 bit to the left. A zero is shifted into the LSB. The result is moved to the R Register. IP increments.			
	Example:	Preconditions: R Register = A Register = IP =		04h 06h 00h	
		Instruction:	SHL R		
		Postconditions:	R Register = A Register = IP =	08h 08h 01h	

A <-- R ALU(A) <-- R; ALU(F) <-- [ALU(A)]_{6.0} ## 0 A <-- ALU(F) R <-- A

SHL M		Shift Left Indirect & Move To A Register		
	Addressing Mode:	Indirect		
	Operation:	A < [MEM(R)] ₆₀ ## 0; IP < IP + 1		
	Encoding:			
	Clock Cycles:			
Reg bit		Register are tran bit to the left. A	nsferred into the	ress pointed to by the R A Register and shifted 1 ito the LSB. The result crements.
	Example:	Preconditions: Address 10h = 04h R Register = 10h A Register = 06h IP = 00h		10h 06h
		Instruction:	SHL M	
		Postconditions:	A Register = IP =	08h 01h

OR <--- R AR <--- OR; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; Memory Address <--- AR; Assert MEMR A <--- DR ALU(A) <--- A; ALU(F) <--- [ALU(A)]_{6..0} ## 0 A <--- ALU(F)

SHL I data		Shift Left Immediate & Move To A Register		
	Addressing Mode:	Immediate		
	Operation:	A < [data] ₆₀ ## 0; IP < IP + 2		
	Encoding:	Byte 1: 10010 110 (96h) Byte 2: 8-bit data		
	Clock Cycles:	8		
	Description:	The data in byte 2 are transferred to the A Register shifted 1 bit to the left. A zero is shifted into the LS The result is stored in the A Register. IP increment times.		shifted into the LSB.
	Example:	Preconditions:	A Register = IP =	06h 00h
		Instruction:	SHL 04h	
		Postconditions:	A Register = IP =	08h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR

A <-- DR

ALU(A) <--- A; ALU(F) <--- [ALU(A)]_{6..0} ## 0

A <-- ALU(F)

STA address		Store A Register Direct		
	Addressing Mode:	Direct		
	Operation:	MEM(address) < A; IP < IP + 2		
	Encoding:	Byte 1: 01010 000 (50h) Byte 2: 8-bit address		
	Clock Cycles:	9		
	Description:	The contents of the A Register are transferred to the Memory address in byte 2. IP increments 2 times.		
	Example:	Preconditions:	Address 10h = A Register = IP =	04h 06h 00h
		Instruction:	STA 10h	
		Postconditions:	Address 10h = IP =	06h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR OR <--- DR AR <--- OR; Memory Address <--- AR; DR <--- A; Memory Data <--- DR Memory Address <--- AR; Memory Data <--- DR; Assert MEMW Memory Address <--- AR; Memory Data <--- DR

STA M		Store A Register Indirect		
	Addressing Mode:	Indirect		
	Operation:	MEM(R) < A; IP < IP + 1		
	Encoding:	01010 100 (54h)		
	Clock Cycles:	7 The contents of the A Register are transferred to the Memory address pointed to by the R Register. IP increments.		
	Description:			
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	-
		Instruction:	STA M	
		Postconditions:	Address 10h = IP =	06h 01h

OR <-- R

AR <-- OR; Memory Address <-- AR; DR <-- A; Memory Data <-- DR

Memory Address <-- AR; Memory Data <-- DR; Assert MEMW

Memory Address <-- AR; Memory Data <-- DR

STR address		Store R Register Direct		
	Addressing Mode:	Direct		
	Operation:	MEM(address) < R; IP < IP + 2		
	Encoding:	Byte 1: 01011 000 (58h) Byte 2: 8-bit address		
	Clock Cycles:	9		
	Description:	The contents of the R Register are transferred to the Memory address in byte 2. IP increments 2 times.		
	Example:	Preconditions:	Address 10h = R Register = IP =	04h 06h 00h
		Instruction:	STR 10h	
		Postconditions:	Address 10h = IP =	06h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR
DR <--- Memory Data; IP <--- IP + 1; Memory Address <--- AR; Assert MEMR
OR <--- DR
AR <--- OR; Memory Address <--- AR; DR <--- R; Memory Data <--- DR
Memory Address <--- AR; Memory Data <--- DR; Assert MEMW
Memory Address <--- AR; Memory Data <--- DR

STR M		Store R Register Indirect		
	Addressing Mode:	Indirect		
	Operation:	MEM(R) < R; IP < IP + 1		
	Encoding:	01011 100 (5Ch)		
	Clock Cycles:	7		
	Description:	The contents of the R Register are transferred to the Memory address pointed to by the R Register. IP increments.		
	Example:	Preconditions:	Address 10h = R Register = A Register = IP =	-
		Instruction:	STR M	
		Postconditions:	Address 10h = IP =	10h 01h

OR <-- R

AR <-- OR; Memory Address <-- AR; DR <-- R; Memory Data <-- DR

Memory Address <-- AR; Memory Data <-- DR; Assert MEMW

Memory Address <-- AR; Memory Data <-- DR

SUB address		Subtract Direct From A Register		
	Addressing Mode:	Direct		
	Operation:	A < A - MEM(address); IP < IP + 2		
	Encoding:	Byte 1: 01101 000 (68h) Byte 2: 8-bit address		
	Clock Cycles:	9 The contents of the memory address in byte 2 are subtracted from the contents of the A Register. The result is stored in the A Register. IP increments 2 time		
	Description:			the A Register. The
	Example:	Preconditions:	Address 10h = A Register = IP =	04h 06h 00h
		Instruction:	SUB 10h	
		Postconditions:	A Register = IP =	02h 02h

AR < IP; Memory Address < AR; Assert MEMR
DR < Memory Data; IP < IP + 1; Memory Address < AR; Assert MEMR
OR < DR
AR < OR; Memory Address < AR; Assert MEMR
DR < Memory Data; Memory Address < AR; Assert MEMR
ALU(A) < A; ALU(B) < DR; ALU(F) < ALU(A) - ALU(B); A < ALU(F)

SUB A		Subtract A Register From A Register		
	Addressing Mode:	Register		
	Operation:	A < A - A; IP < IP + 1		
	Encoding:	01101 010 (6Ah) 4 The contents of the A Register are subtracted from the contents of the A Register. The result (always zero) is stored in the A Register. IP increments. Preconditions: A Register = 06h IP = 00h Instruction: SUB A		
	Clock Cycles:			
	Description:			result (always zero) is
	Example:			• • • • •
		Postconditions:	A Register = IP =	00h 01h

ALU(A) <-- A; ALU(B) <-- A; ALU(F) <-- ALU(A) - ALU(B); A <-- ALU(F)

SUB R		Subtract R Register From A Register		
	Addressing Mode:	Register		
	Operation:	A < A - R; IP < IP + 1		
	Encoding:	01101 011 (6Bh)		
contents o		4		
		The contents of the R Register are subtracted from the contents of the A Register. The result is stored in the A Register. IP increments.		
	Example:	Preconditions:	R Register = A Register = IP =	04h 06h 00h
		Instruction:	SUB R	
		Postconditions:	A Register = IP =	02h 01h

ALU(A) <--- A; ALU(B) <--- R; ALU(F) <--- ALU(A) - ALU(B); A <--- ALU(F)

SUB M		Subtract Indirect From A Register			
	Addressing Mode:	Indirect			
	Operation:	A < A - MEM(R); IP < IP + 1			
	Encoding:	01101 100 (6Ch)			
Regist Regist		7	7		
		Register are sub	tracted from the	ress pointed to by the R contents of the A the A Register. IP	
	Example:	Preconditions:Address 10h =04hR Register =10hA Register =06hIP =00h		10h 06h	
		Postconditions:	A Register = IP =	02h 01h	

OR <-- R AR <-- OR; Memory Address <-- AR; Assert MEMR DR <-- Memory Data; Memory Address <-- AR; Assert MEMR ALU(A) <-- A; ALU(B) <-- DR; ALU(F) <-- ALU(A) - ALU(B); A <-- ALU(F)

SUB I data	Subtract Immediate From A Register		
Addressing Mode:	Immediate		
Operation:	A < A - data; IP < IP + 2		
Encoding:	Byte 1: 01101 110 (6Eh) Byte 2: 8-bit data		
Clock Cycles:	6		
Description:	The data in byte 2 are subtracted from the contents of the A Register. The result is stored in the A Register. IP increments 2 times.		
Example:	Preconditions:	A Register = IP =	26h 00h
	Instruction:	SUB 10h	
	Postconditions:	A Register = IP =	16h 02h

AR <--- IP; Memory Address <--- AR; Assert MEMR

DR <-- Memory Data; IP <-- IP + 1; Memory Address <-- AR; Assert MEMR

ALU(A) <--- A; ALU(B) <--- DR; ALU(F) <--- ALU(A) - ALU(B); A <--- ALU(F)